rom.c 6.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233
  1. /*
  2. * drivers/pci/rom.c
  3. *
  4. * (C) Copyright 2004 Jon Smirl <jonsmirl@yahoo.com>
  5. * (C) Copyright 2004 Silicon Graphics, Inc. Jesse Barnes <jbarnes@sgi.com>
  6. *
  7. * PCI ROM access routines
  8. */
  9. #include <linux/kernel.h>
  10. #include <linux/export.h>
  11. #include <linux/pci.h>
  12. #include <linux/slab.h>
  13. #include "pci.h"
  14. /**
  15. * pci_enable_rom - enable ROM decoding for a PCI device
  16. * @pdev: PCI device to enable
  17. *
  18. * Enable ROM decoding on @dev. This involves simply turning on the last
  19. * bit of the PCI ROM BAR. Note that some cards may share address decoders
  20. * between the ROM and other resources, so enabling it may disable access
  21. * to MMIO registers or other card memory.
  22. */
  23. int pci_enable_rom(struct pci_dev *pdev)
  24. {
  25. struct resource *res = pdev->resource + PCI_ROM_RESOURCE;
  26. struct pci_bus_region region;
  27. u32 rom_addr;
  28. if (!res->flags)
  29. return -1;
  30. pcibios_resource_to_bus(pdev, &region, res);
  31. pci_read_config_dword(pdev, pdev->rom_base_reg, &rom_addr);
  32. rom_addr &= ~PCI_ROM_ADDRESS_MASK;
  33. rom_addr |= region.start | PCI_ROM_ADDRESS_ENABLE;
  34. pci_write_config_dword(pdev, pdev->rom_base_reg, rom_addr);
  35. return 0;
  36. }
  37. /**
  38. * pci_disable_rom - disable ROM decoding for a PCI device
  39. * @pdev: PCI device to disable
  40. *
  41. * Disable ROM decoding on a PCI device by turning off the last bit in the
  42. * ROM BAR.
  43. */
  44. void pci_disable_rom(struct pci_dev *pdev)
  45. {
  46. u32 rom_addr;
  47. pci_read_config_dword(pdev, pdev->rom_base_reg, &rom_addr);
  48. rom_addr &= ~PCI_ROM_ADDRESS_ENABLE;
  49. pci_write_config_dword(pdev, pdev->rom_base_reg, rom_addr);
  50. }
  51. /**
  52. * pci_get_rom_size - obtain the actual size of the ROM image
  53. * @pdev: target PCI device
  54. * @rom: kernel virtual pointer to image of ROM
  55. * @size: size of PCI window
  56. * return: size of actual ROM image
  57. *
  58. * Determine the actual length of the ROM image.
  59. * The PCI window size could be much larger than the
  60. * actual image size.
  61. */
  62. size_t pci_get_rom_size(struct pci_dev *pdev, void __iomem *rom, size_t size)
  63. {
  64. void __iomem *image;
  65. int last_image;
  66. image = rom;
  67. do {
  68. void __iomem *pds;
  69. /* Standard PCI ROMs start out with these bytes 55 AA */
  70. if (readb(image) != 0x55) {
  71. dev_err(&pdev->dev, "Invalid ROM contents\n");
  72. break;
  73. }
  74. if (readb(image + 1) != 0xAA)
  75. break;
  76. /* get the PCI data structure and check its signature */
  77. pds = image + readw(image + 24);
  78. if (readb(pds) != 'P')
  79. break;
  80. if (readb(pds + 1) != 'C')
  81. break;
  82. if (readb(pds + 2) != 'I')
  83. break;
  84. if (readb(pds + 3) != 'R')
  85. break;
  86. last_image = readb(pds + 21) & 0x80;
  87. /* this length is reliable */
  88. image += readw(pds + 16) * 512;
  89. } while (!last_image);
  90. /* never return a size larger than the PCI resource window */
  91. /* there are known ROMs that get the size wrong */
  92. return min((size_t)(image - rom), size);
  93. }
  94. static loff_t pci_find_rom(struct pci_dev *pdev, size_t *size)
  95. {
  96. struct resource *res = &pdev->resource[PCI_ROM_RESOURCE];
  97. loff_t start;
  98. /* assign the ROM an address if it doesn't have one */
  99. if (res->parent == NULL && pci_assign_resource(pdev, PCI_ROM_RESOURCE))
  100. return 0;
  101. start = pci_resource_start(pdev, PCI_ROM_RESOURCE);
  102. *size = pci_resource_len(pdev, PCI_ROM_RESOURCE);
  103. if (*size == 0)
  104. return 0;
  105. /* Enable ROM space decodes */
  106. if (pci_enable_rom(pdev))
  107. return 0;
  108. return start;
  109. }
  110. /**
  111. * pci_map_rom - map a PCI ROM to kernel space
  112. * @pdev: pointer to pci device struct
  113. * @size: pointer to receive size of pci window over ROM
  114. *
  115. * Return: kernel virtual pointer to image of ROM
  116. *
  117. * Map a PCI ROM into kernel space. If ROM is boot video ROM,
  118. * the shadow BIOS copy will be returned instead of the
  119. * actual ROM.
  120. */
  121. void __iomem *pci_map_rom(struct pci_dev *pdev, size_t *size)
  122. {
  123. struct resource *res = &pdev->resource[PCI_ROM_RESOURCE];
  124. loff_t start = 0;
  125. void __iomem *rom;
  126. /*
  127. * IORESOURCE_ROM_SHADOW set on x86, x86_64 and IA64 supports legacy
  128. * memory map if the VGA enable bit of the Bridge Control register is
  129. * set for embedded VGA.
  130. */
  131. if (res->flags & IORESOURCE_ROM_SHADOW) {
  132. /* primary video rom always starts here */
  133. start = (loff_t)0xC0000;
  134. *size = 0x20000; /* cover C000:0 through E000:0 */
  135. } else {
  136. if (res->flags &
  137. (IORESOURCE_ROM_COPY | IORESOURCE_ROM_BIOS_COPY)) {
  138. *size = pci_resource_len(pdev, PCI_ROM_RESOURCE);
  139. return (void __iomem *)(unsigned long)
  140. pci_resource_start(pdev, PCI_ROM_RESOURCE);
  141. } else {
  142. start = pci_find_rom(pdev, size);
  143. }
  144. }
  145. /*
  146. * Some devices may provide ROMs via a source other than the BAR
  147. */
  148. if (!start && pdev->rom && pdev->romlen) {
  149. *size = pdev->romlen;
  150. return phys_to_virt(pdev->rom);
  151. }
  152. if (!start)
  153. return NULL;
  154. rom = ioremap(start, *size);
  155. if (!rom) {
  156. /* restore enable if ioremap fails */
  157. if (!(res->flags & (IORESOURCE_ROM_ENABLE |
  158. IORESOURCE_ROM_SHADOW |
  159. IORESOURCE_ROM_COPY)))
  160. pci_disable_rom(pdev);
  161. return NULL;
  162. }
  163. /*
  164. * Try to find the true size of the ROM since sometimes the PCI window
  165. * size is much larger than the actual size of the ROM.
  166. * True size is important if the ROM is going to be copied.
  167. */
  168. *size = pci_get_rom_size(pdev, rom, *size);
  169. return rom;
  170. }
  171. /**
  172. * pci_unmap_rom - unmap the ROM from kernel space
  173. * @pdev: pointer to pci device struct
  174. * @rom: virtual address of the previous mapping
  175. *
  176. * Remove a mapping of a previously mapped ROM
  177. */
  178. void pci_unmap_rom(struct pci_dev *pdev, void __iomem *rom)
  179. {
  180. struct resource *res = &pdev->resource[PCI_ROM_RESOURCE];
  181. if (res->flags & (IORESOURCE_ROM_COPY | IORESOURCE_ROM_BIOS_COPY))
  182. return;
  183. if (!pdev->rom || !pdev->romlen)
  184. iounmap(rom);
  185. /* Disable again before continuing, leave enabled if pci=rom */
  186. if (!(res->flags & (IORESOURCE_ROM_ENABLE | IORESOURCE_ROM_SHADOW)))
  187. pci_disable_rom(pdev);
  188. }
  189. /**
  190. * pci_cleanup_rom - free the ROM copy created by pci_map_rom_copy
  191. * @pdev: pointer to pci device struct
  192. *
  193. * Free the copied ROM if we allocated one.
  194. */
  195. void pci_cleanup_rom(struct pci_dev *pdev)
  196. {
  197. struct resource *res = &pdev->resource[PCI_ROM_RESOURCE];
  198. if (res->flags & IORESOURCE_ROM_COPY) {
  199. kfree((void*)(unsigned long)res->start);
  200. res->flags &= ~IORESOURCE_ROM_COPY;
  201. res->start = 0;
  202. res->end = 0;
  203. }
  204. }
  205. EXPORT_SYMBOL(pci_map_rom);
  206. EXPORT_SYMBOL(pci_unmap_rom);
  207. EXPORT_SYMBOL_GPL(pci_enable_rom);
  208. EXPORT_SYMBOL_GPL(pci_disable_rom);