lmc_main.c 61 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132
  1. /*
  2. * Copyright (c) 1997-2000 LAN Media Corporation (LMC)
  3. * All rights reserved. www.lanmedia.com
  4. * Generic HDLC port Copyright (C) 2008 Krzysztof Halasa <khc@pm.waw.pl>
  5. *
  6. * This code is written by:
  7. * Andrew Stanley-Jones (asj@cban.com)
  8. * Rob Braun (bbraun@vix.com),
  9. * Michael Graff (explorer@vix.com) and
  10. * Matt Thomas (matt@3am-software.com).
  11. *
  12. * With Help By:
  13. * David Boggs
  14. * Ron Crane
  15. * Alan Cox
  16. *
  17. * This software may be used and distributed according to the terms
  18. * of the GNU General Public License version 2, incorporated herein by reference.
  19. *
  20. * Driver for the LanMedia LMC5200, LMC5245, LMC1000, LMC1200 cards.
  21. *
  22. * To control link specific options lmcctl is required.
  23. * It can be obtained from ftp.lanmedia.com.
  24. *
  25. * Linux driver notes:
  26. * Linux uses the device struct lmc_private to pass private information
  27. * around.
  28. *
  29. * The initialization portion of this driver (the lmc_reset() and the
  30. * lmc_dec_reset() functions, as well as the led controls and the
  31. * lmc_initcsrs() functions.
  32. *
  33. * The watchdog function runs every second and checks to see if
  34. * we still have link, and that the timing source is what we expected
  35. * it to be. If link is lost, the interface is marked down, and
  36. * we no longer can transmit.
  37. *
  38. */
  39. #include <linux/kernel.h>
  40. #include <linux/module.h>
  41. #include <linux/string.h>
  42. #include <linux/timer.h>
  43. #include <linux/ptrace.h>
  44. #include <linux/errno.h>
  45. #include <linux/ioport.h>
  46. #include <linux/slab.h>
  47. #include <linux/interrupt.h>
  48. #include <linux/pci.h>
  49. #include <linux/delay.h>
  50. #include <linux/hdlc.h>
  51. #include <linux/init.h>
  52. #include <linux/in.h>
  53. #include <linux/if_arp.h>
  54. #include <linux/netdevice.h>
  55. #include <linux/etherdevice.h>
  56. #include <linux/skbuff.h>
  57. #include <linux/inet.h>
  58. #include <linux/bitops.h>
  59. #include <asm/processor.h> /* Processor type for cache alignment. */
  60. #include <asm/io.h>
  61. #include <asm/dma.h>
  62. #include <asm/uaccess.h>
  63. //#include <asm/spinlock.h>
  64. #define DRIVER_MAJOR_VERSION 1
  65. #define DRIVER_MINOR_VERSION 34
  66. #define DRIVER_SUB_VERSION 0
  67. #define DRIVER_VERSION ((DRIVER_MAJOR_VERSION << 8) + DRIVER_MINOR_VERSION)
  68. #include "lmc.h"
  69. #include "lmc_var.h"
  70. #include "lmc_ioctl.h"
  71. #include "lmc_debug.h"
  72. #include "lmc_proto.h"
  73. static int LMC_PKT_BUF_SZ = 1542;
  74. static DEFINE_PCI_DEVICE_TABLE(lmc_pci_tbl) = {
  75. { PCI_VENDOR_ID_DEC, PCI_DEVICE_ID_DEC_TULIP_FAST,
  76. PCI_VENDOR_ID_LMC, PCI_ANY_ID },
  77. { PCI_VENDOR_ID_DEC, PCI_DEVICE_ID_DEC_TULIP_FAST,
  78. PCI_ANY_ID, PCI_VENDOR_ID_LMC },
  79. { 0 }
  80. };
  81. MODULE_DEVICE_TABLE(pci, lmc_pci_tbl);
  82. MODULE_LICENSE("GPL v2");
  83. static netdev_tx_t lmc_start_xmit(struct sk_buff *skb,
  84. struct net_device *dev);
  85. static int lmc_rx (struct net_device *dev);
  86. static int lmc_open(struct net_device *dev);
  87. static int lmc_close(struct net_device *dev);
  88. static struct net_device_stats *lmc_get_stats(struct net_device *dev);
  89. static irqreturn_t lmc_interrupt(int irq, void *dev_instance);
  90. static void lmc_initcsrs(lmc_softc_t * const sc, lmc_csrptr_t csr_base, size_t csr_size);
  91. static void lmc_softreset(lmc_softc_t * const);
  92. static void lmc_running_reset(struct net_device *dev);
  93. static int lmc_ifdown(struct net_device * const);
  94. static void lmc_watchdog(unsigned long data);
  95. static void lmc_reset(lmc_softc_t * const sc);
  96. static void lmc_dec_reset(lmc_softc_t * const sc);
  97. static void lmc_driver_timeout(struct net_device *dev);
  98. /*
  99. * linux reserves 16 device specific IOCTLs. We call them
  100. * LMCIOC* to control various bits of our world.
  101. */
  102. int lmc_ioctl(struct net_device *dev, struct ifreq *ifr, int cmd) /*fold00*/
  103. {
  104. lmc_softc_t *sc = dev_to_sc(dev);
  105. lmc_ctl_t ctl;
  106. int ret = -EOPNOTSUPP;
  107. u16 regVal;
  108. unsigned long flags;
  109. lmc_trace(dev, "lmc_ioctl in");
  110. /*
  111. * Most functions mess with the structure
  112. * Disable interrupts while we do the polling
  113. */
  114. switch (cmd) {
  115. /*
  116. * Return current driver state. Since we keep this up
  117. * To date internally, just copy this out to the user.
  118. */
  119. case LMCIOCGINFO: /*fold01*/
  120. if (copy_to_user(ifr->ifr_data, &sc->ictl, sizeof(lmc_ctl_t)))
  121. ret = -EFAULT;
  122. else
  123. ret = 0;
  124. break;
  125. case LMCIOCSINFO: /*fold01*/
  126. if (!capable(CAP_NET_ADMIN)) {
  127. ret = -EPERM;
  128. break;
  129. }
  130. if(dev->flags & IFF_UP){
  131. ret = -EBUSY;
  132. break;
  133. }
  134. if (copy_from_user(&ctl, ifr->ifr_data, sizeof(lmc_ctl_t))) {
  135. ret = -EFAULT;
  136. break;
  137. }
  138. spin_lock_irqsave(&sc->lmc_lock, flags);
  139. sc->lmc_media->set_status (sc, &ctl);
  140. if(ctl.crc_length != sc->ictl.crc_length) {
  141. sc->lmc_media->set_crc_length(sc, ctl.crc_length);
  142. if (sc->ictl.crc_length == LMC_CTL_CRC_LENGTH_16)
  143. sc->TxDescriptControlInit |= LMC_TDES_ADD_CRC_DISABLE;
  144. else
  145. sc->TxDescriptControlInit &= ~LMC_TDES_ADD_CRC_DISABLE;
  146. }
  147. spin_unlock_irqrestore(&sc->lmc_lock, flags);
  148. ret = 0;
  149. break;
  150. case LMCIOCIFTYPE: /*fold01*/
  151. {
  152. u16 old_type = sc->if_type;
  153. u16 new_type;
  154. if (!capable(CAP_NET_ADMIN)) {
  155. ret = -EPERM;
  156. break;
  157. }
  158. if (copy_from_user(&new_type, ifr->ifr_data, sizeof(u16))) {
  159. ret = -EFAULT;
  160. break;
  161. }
  162. if (new_type == old_type)
  163. {
  164. ret = 0 ;
  165. break; /* no change */
  166. }
  167. spin_lock_irqsave(&sc->lmc_lock, flags);
  168. lmc_proto_close(sc);
  169. sc->if_type = new_type;
  170. lmc_proto_attach(sc);
  171. ret = lmc_proto_open(sc);
  172. spin_unlock_irqrestore(&sc->lmc_lock, flags);
  173. break;
  174. }
  175. case LMCIOCGETXINFO: /*fold01*/
  176. spin_lock_irqsave(&sc->lmc_lock, flags);
  177. sc->lmc_xinfo.Magic0 = 0xBEEFCAFE;
  178. sc->lmc_xinfo.PciCardType = sc->lmc_cardtype;
  179. sc->lmc_xinfo.PciSlotNumber = 0;
  180. sc->lmc_xinfo.DriverMajorVersion = DRIVER_MAJOR_VERSION;
  181. sc->lmc_xinfo.DriverMinorVersion = DRIVER_MINOR_VERSION;
  182. sc->lmc_xinfo.DriverSubVersion = DRIVER_SUB_VERSION;
  183. sc->lmc_xinfo.XilinxRevisionNumber =
  184. lmc_mii_readreg (sc, 0, 3) & 0xf;
  185. sc->lmc_xinfo.MaxFrameSize = LMC_PKT_BUF_SZ;
  186. sc->lmc_xinfo.link_status = sc->lmc_media->get_link_status (sc);
  187. sc->lmc_xinfo.mii_reg16 = lmc_mii_readreg (sc, 0, 16);
  188. spin_unlock_irqrestore(&sc->lmc_lock, flags);
  189. sc->lmc_xinfo.Magic1 = 0xDEADBEEF;
  190. if (copy_to_user(ifr->ifr_data, &sc->lmc_xinfo,
  191. sizeof(struct lmc_xinfo)))
  192. ret = -EFAULT;
  193. else
  194. ret = 0;
  195. break;
  196. case LMCIOCGETLMCSTATS:
  197. spin_lock_irqsave(&sc->lmc_lock, flags);
  198. if (sc->lmc_cardtype == LMC_CARDTYPE_T1) {
  199. lmc_mii_writereg(sc, 0, 17, T1FRAMER_FERR_LSB);
  200. sc->extra_stats.framingBitErrorCount +=
  201. lmc_mii_readreg(sc, 0, 18) & 0xff;
  202. lmc_mii_writereg(sc, 0, 17, T1FRAMER_FERR_MSB);
  203. sc->extra_stats.framingBitErrorCount +=
  204. (lmc_mii_readreg(sc, 0, 18) & 0xff) << 8;
  205. lmc_mii_writereg(sc, 0, 17, T1FRAMER_LCV_LSB);
  206. sc->extra_stats.lineCodeViolationCount +=
  207. lmc_mii_readreg(sc, 0, 18) & 0xff;
  208. lmc_mii_writereg(sc, 0, 17, T1FRAMER_LCV_MSB);
  209. sc->extra_stats.lineCodeViolationCount +=
  210. (lmc_mii_readreg(sc, 0, 18) & 0xff) << 8;
  211. lmc_mii_writereg(sc, 0, 17, T1FRAMER_AERR);
  212. regVal = lmc_mii_readreg(sc, 0, 18) & 0xff;
  213. sc->extra_stats.lossOfFrameCount +=
  214. (regVal & T1FRAMER_LOF_MASK) >> 4;
  215. sc->extra_stats.changeOfFrameAlignmentCount +=
  216. (regVal & T1FRAMER_COFA_MASK) >> 2;
  217. sc->extra_stats.severelyErroredFrameCount +=
  218. regVal & T1FRAMER_SEF_MASK;
  219. }
  220. spin_unlock_irqrestore(&sc->lmc_lock, flags);
  221. if (copy_to_user(ifr->ifr_data, &sc->lmc_device->stats,
  222. sizeof(sc->lmc_device->stats)) ||
  223. copy_to_user(ifr->ifr_data + sizeof(sc->lmc_device->stats),
  224. &sc->extra_stats, sizeof(sc->extra_stats)))
  225. ret = -EFAULT;
  226. else
  227. ret = 0;
  228. break;
  229. case LMCIOCCLEARLMCSTATS:
  230. if (!capable(CAP_NET_ADMIN)) {
  231. ret = -EPERM;
  232. break;
  233. }
  234. spin_lock_irqsave(&sc->lmc_lock, flags);
  235. memset(&sc->lmc_device->stats, 0, sizeof(sc->lmc_device->stats));
  236. memset(&sc->extra_stats, 0, sizeof(sc->extra_stats));
  237. sc->extra_stats.check = STATCHECK;
  238. sc->extra_stats.version_size = (DRIVER_VERSION << 16) +
  239. sizeof(sc->lmc_device->stats) + sizeof(sc->extra_stats);
  240. sc->extra_stats.lmc_cardtype = sc->lmc_cardtype;
  241. spin_unlock_irqrestore(&sc->lmc_lock, flags);
  242. ret = 0;
  243. break;
  244. case LMCIOCSETCIRCUIT: /*fold01*/
  245. if (!capable(CAP_NET_ADMIN)){
  246. ret = -EPERM;
  247. break;
  248. }
  249. if(dev->flags & IFF_UP){
  250. ret = -EBUSY;
  251. break;
  252. }
  253. if (copy_from_user(&ctl, ifr->ifr_data, sizeof(lmc_ctl_t))) {
  254. ret = -EFAULT;
  255. break;
  256. }
  257. spin_lock_irqsave(&sc->lmc_lock, flags);
  258. sc->lmc_media->set_circuit_type(sc, ctl.circuit_type);
  259. sc->ictl.circuit_type = ctl.circuit_type;
  260. spin_unlock_irqrestore(&sc->lmc_lock, flags);
  261. ret = 0;
  262. break;
  263. case LMCIOCRESET: /*fold01*/
  264. if (!capable(CAP_NET_ADMIN)){
  265. ret = -EPERM;
  266. break;
  267. }
  268. spin_lock_irqsave(&sc->lmc_lock, flags);
  269. /* Reset driver and bring back to current state */
  270. printk (" REG16 before reset +%04x\n", lmc_mii_readreg (sc, 0, 16));
  271. lmc_running_reset (dev);
  272. printk (" REG16 after reset +%04x\n", lmc_mii_readreg (sc, 0, 16));
  273. LMC_EVENT_LOG(LMC_EVENT_FORCEDRESET, LMC_CSR_READ (sc, csr_status), lmc_mii_readreg (sc, 0, 16));
  274. spin_unlock_irqrestore(&sc->lmc_lock, flags);
  275. ret = 0;
  276. break;
  277. #ifdef DEBUG
  278. case LMCIOCDUMPEVENTLOG:
  279. if (copy_to_user(ifr->ifr_data, &lmcEventLogIndex, sizeof(u32))) {
  280. ret = -EFAULT;
  281. break;
  282. }
  283. if (copy_to_user(ifr->ifr_data + sizeof(u32), lmcEventLogBuf,
  284. sizeof(lmcEventLogBuf)))
  285. ret = -EFAULT;
  286. else
  287. ret = 0;
  288. break;
  289. #endif /* end ifdef _DBG_EVENTLOG */
  290. case LMCIOCT1CONTROL: /*fold01*/
  291. if (sc->lmc_cardtype != LMC_CARDTYPE_T1){
  292. ret = -EOPNOTSUPP;
  293. break;
  294. }
  295. break;
  296. case LMCIOCXILINX: /*fold01*/
  297. {
  298. struct lmc_xilinx_control xc; /*fold02*/
  299. if (!capable(CAP_NET_ADMIN)){
  300. ret = -EPERM;
  301. break;
  302. }
  303. /*
  304. * Stop the xwitter whlie we restart the hardware
  305. */
  306. netif_stop_queue(dev);
  307. if (copy_from_user(&xc, ifr->ifr_data, sizeof(struct lmc_xilinx_control))) {
  308. ret = -EFAULT;
  309. break;
  310. }
  311. switch(xc.command){
  312. case lmc_xilinx_reset: /*fold02*/
  313. {
  314. u16 mii;
  315. spin_lock_irqsave(&sc->lmc_lock, flags);
  316. mii = lmc_mii_readreg (sc, 0, 16);
  317. /*
  318. * Make all of them 0 and make input
  319. */
  320. lmc_gpio_mkinput(sc, 0xff);
  321. /*
  322. * make the reset output
  323. */
  324. lmc_gpio_mkoutput(sc, LMC_GEP_RESET);
  325. /*
  326. * RESET low to force configuration. This also forces
  327. * the transmitter clock to be internal, but we expect to reset
  328. * that later anyway.
  329. */
  330. sc->lmc_gpio &= ~LMC_GEP_RESET;
  331. LMC_CSR_WRITE(sc, csr_gp, sc->lmc_gpio);
  332. /*
  333. * hold for more than 10 microseconds
  334. */
  335. udelay(50);
  336. sc->lmc_gpio |= LMC_GEP_RESET;
  337. LMC_CSR_WRITE(sc, csr_gp, sc->lmc_gpio);
  338. /*
  339. * stop driving Xilinx-related signals
  340. */
  341. lmc_gpio_mkinput(sc, 0xff);
  342. /* Reset the frammer hardware */
  343. sc->lmc_media->set_link_status (sc, 1);
  344. sc->lmc_media->set_status (sc, NULL);
  345. // lmc_softreset(sc);
  346. {
  347. int i;
  348. for(i = 0; i < 5; i++){
  349. lmc_led_on(sc, LMC_DS3_LED0);
  350. mdelay(100);
  351. lmc_led_off(sc, LMC_DS3_LED0);
  352. lmc_led_on(sc, LMC_DS3_LED1);
  353. mdelay(100);
  354. lmc_led_off(sc, LMC_DS3_LED1);
  355. lmc_led_on(sc, LMC_DS3_LED3);
  356. mdelay(100);
  357. lmc_led_off(sc, LMC_DS3_LED3);
  358. lmc_led_on(sc, LMC_DS3_LED2);
  359. mdelay(100);
  360. lmc_led_off(sc, LMC_DS3_LED2);
  361. }
  362. }
  363. spin_unlock_irqrestore(&sc->lmc_lock, flags);
  364. ret = 0x0;
  365. }
  366. break;
  367. case lmc_xilinx_load_prom: /*fold02*/
  368. {
  369. u16 mii;
  370. int timeout = 500000;
  371. spin_lock_irqsave(&sc->lmc_lock, flags);
  372. mii = lmc_mii_readreg (sc, 0, 16);
  373. /*
  374. * Make all of them 0 and make input
  375. */
  376. lmc_gpio_mkinput(sc, 0xff);
  377. /*
  378. * make the reset output
  379. */
  380. lmc_gpio_mkoutput(sc, LMC_GEP_DP | LMC_GEP_RESET);
  381. /*
  382. * RESET low to force configuration. This also forces
  383. * the transmitter clock to be internal, but we expect to reset
  384. * that later anyway.
  385. */
  386. sc->lmc_gpio &= ~(LMC_GEP_RESET | LMC_GEP_DP);
  387. LMC_CSR_WRITE(sc, csr_gp, sc->lmc_gpio);
  388. /*
  389. * hold for more than 10 microseconds
  390. */
  391. udelay(50);
  392. sc->lmc_gpio |= LMC_GEP_DP | LMC_GEP_RESET;
  393. LMC_CSR_WRITE(sc, csr_gp, sc->lmc_gpio);
  394. /*
  395. * busy wait for the chip to reset
  396. */
  397. while( (LMC_CSR_READ(sc, csr_gp) & LMC_GEP_INIT) == 0 &&
  398. (timeout-- > 0))
  399. cpu_relax();
  400. /*
  401. * stop driving Xilinx-related signals
  402. */
  403. lmc_gpio_mkinput(sc, 0xff);
  404. spin_unlock_irqrestore(&sc->lmc_lock, flags);
  405. ret = 0x0;
  406. break;
  407. }
  408. case lmc_xilinx_load: /*fold02*/
  409. {
  410. char *data;
  411. int pos;
  412. int timeout = 500000;
  413. if (!xc.data) {
  414. ret = -EINVAL;
  415. break;
  416. }
  417. data = kmalloc(xc.len, GFP_KERNEL);
  418. if (!data) {
  419. ret = -ENOMEM;
  420. break;
  421. }
  422. if(copy_from_user(data, xc.data, xc.len))
  423. {
  424. kfree(data);
  425. ret = -ENOMEM;
  426. break;
  427. }
  428. printk("%s: Starting load of data Len: %d at 0x%p == 0x%p\n", dev->name, xc.len, xc.data, data);
  429. spin_lock_irqsave(&sc->lmc_lock, flags);
  430. lmc_gpio_mkinput(sc, 0xff);
  431. /*
  432. * Clear the Xilinx and start prgramming from the DEC
  433. */
  434. /*
  435. * Set ouput as:
  436. * Reset: 0 (active)
  437. * DP: 0 (active)
  438. * Mode: 1
  439. *
  440. */
  441. sc->lmc_gpio = 0x00;
  442. sc->lmc_gpio &= ~LMC_GEP_DP;
  443. sc->lmc_gpio &= ~LMC_GEP_RESET;
  444. sc->lmc_gpio |= LMC_GEP_MODE;
  445. LMC_CSR_WRITE(sc, csr_gp, sc->lmc_gpio);
  446. lmc_gpio_mkoutput(sc, LMC_GEP_MODE | LMC_GEP_DP | LMC_GEP_RESET);
  447. /*
  448. * Wait at least 10 us 20 to be safe
  449. */
  450. udelay(50);
  451. /*
  452. * Clear reset and activate programming lines
  453. * Reset: Input
  454. * DP: Input
  455. * Clock: Output
  456. * Data: Output
  457. * Mode: Output
  458. */
  459. lmc_gpio_mkinput(sc, LMC_GEP_DP | LMC_GEP_RESET);
  460. /*
  461. * Set LOAD, DATA, Clock to 1
  462. */
  463. sc->lmc_gpio = 0x00;
  464. sc->lmc_gpio |= LMC_GEP_MODE;
  465. sc->lmc_gpio |= LMC_GEP_DATA;
  466. sc->lmc_gpio |= LMC_GEP_CLK;
  467. LMC_CSR_WRITE(sc, csr_gp, sc->lmc_gpio);
  468. lmc_gpio_mkoutput(sc, LMC_GEP_DATA | LMC_GEP_CLK | LMC_GEP_MODE );
  469. /*
  470. * busy wait for the chip to reset
  471. */
  472. while( (LMC_CSR_READ(sc, csr_gp) & LMC_GEP_INIT) == 0 &&
  473. (timeout-- > 0))
  474. cpu_relax();
  475. printk(KERN_DEBUG "%s: Waited %d for the Xilinx to clear it's memory\n", dev->name, 500000-timeout);
  476. for(pos = 0; pos < xc.len; pos++){
  477. switch(data[pos]){
  478. case 0:
  479. sc->lmc_gpio &= ~LMC_GEP_DATA; /* Data is 0 */
  480. break;
  481. case 1:
  482. sc->lmc_gpio |= LMC_GEP_DATA; /* Data is 1 */
  483. break;
  484. default:
  485. printk(KERN_WARNING "%s Bad data in xilinx programming data at %d, got %d wanted 0 or 1\n", dev->name, pos, data[pos]);
  486. sc->lmc_gpio |= LMC_GEP_DATA; /* Assume it's 1 */
  487. }
  488. sc->lmc_gpio &= ~LMC_GEP_CLK; /* Clock to zero */
  489. sc->lmc_gpio |= LMC_GEP_MODE;
  490. LMC_CSR_WRITE(sc, csr_gp, sc->lmc_gpio);
  491. udelay(1);
  492. sc->lmc_gpio |= LMC_GEP_CLK; /* Put the clack back to one */
  493. sc->lmc_gpio |= LMC_GEP_MODE;
  494. LMC_CSR_WRITE(sc, csr_gp, sc->lmc_gpio);
  495. udelay(1);
  496. }
  497. if((LMC_CSR_READ(sc, csr_gp) & LMC_GEP_INIT) == 0){
  498. printk(KERN_WARNING "%s: Reprogramming FAILED. Needs to be reprogrammed. (corrupted data)\n", dev->name);
  499. }
  500. else if((LMC_CSR_READ(sc, csr_gp) & LMC_GEP_DP) == 0){
  501. printk(KERN_WARNING "%s: Reprogramming FAILED. Needs to be reprogrammed. (done)\n", dev->name);
  502. }
  503. else {
  504. printk(KERN_DEBUG "%s: Done reprogramming Xilinx, %d bits, good luck!\n", dev->name, pos);
  505. }
  506. lmc_gpio_mkinput(sc, 0xff);
  507. sc->lmc_miireg16 |= LMC_MII16_FIFO_RESET;
  508. lmc_mii_writereg(sc, 0, 16, sc->lmc_miireg16);
  509. sc->lmc_miireg16 &= ~LMC_MII16_FIFO_RESET;
  510. lmc_mii_writereg(sc, 0, 16, sc->lmc_miireg16);
  511. spin_unlock_irqrestore(&sc->lmc_lock, flags);
  512. kfree(data);
  513. ret = 0;
  514. break;
  515. }
  516. default: /*fold02*/
  517. ret = -EBADE;
  518. break;
  519. }
  520. netif_wake_queue(dev);
  521. sc->lmc_txfull = 0;
  522. }
  523. break;
  524. default: /*fold01*/
  525. /* If we don't know what to do, give the protocol a shot. */
  526. ret = lmc_proto_ioctl (sc, ifr, cmd);
  527. break;
  528. }
  529. lmc_trace(dev, "lmc_ioctl out");
  530. return ret;
  531. }
  532. /* the watchdog process that cruises around */
  533. static void lmc_watchdog (unsigned long data) /*fold00*/
  534. {
  535. struct net_device *dev = (struct net_device *)data;
  536. lmc_softc_t *sc = dev_to_sc(dev);
  537. int link_status;
  538. u32 ticks;
  539. unsigned long flags;
  540. lmc_trace(dev, "lmc_watchdog in");
  541. spin_lock_irqsave(&sc->lmc_lock, flags);
  542. if(sc->check != 0xBEAFCAFE){
  543. printk("LMC: Corrupt net_device struct, breaking out\n");
  544. spin_unlock_irqrestore(&sc->lmc_lock, flags);
  545. return;
  546. }
  547. /* Make sure the tx jabber and rx watchdog are off,
  548. * and the transmit and receive processes are running.
  549. */
  550. LMC_CSR_WRITE (sc, csr_15, 0x00000011);
  551. sc->lmc_cmdmode |= TULIP_CMD_TXRUN | TULIP_CMD_RXRUN;
  552. LMC_CSR_WRITE (sc, csr_command, sc->lmc_cmdmode);
  553. if (sc->lmc_ok == 0)
  554. goto kick_timer;
  555. LMC_EVENT_LOG(LMC_EVENT_WATCHDOG, LMC_CSR_READ (sc, csr_status), lmc_mii_readreg (sc, 0, 16));
  556. /* --- begin time out check -----------------------------------
  557. * check for a transmit interrupt timeout
  558. * Has the packet xmt vs xmt serviced threshold been exceeded */
  559. if (sc->lmc_taint_tx == sc->lastlmc_taint_tx &&
  560. sc->lmc_device->stats.tx_packets > sc->lasttx_packets &&
  561. sc->tx_TimeoutInd == 0)
  562. {
  563. /* wait for the watchdog to come around again */
  564. sc->tx_TimeoutInd = 1;
  565. }
  566. else if (sc->lmc_taint_tx == sc->lastlmc_taint_tx &&
  567. sc->lmc_device->stats.tx_packets > sc->lasttx_packets &&
  568. sc->tx_TimeoutInd)
  569. {
  570. LMC_EVENT_LOG(LMC_EVENT_XMTINTTMO, LMC_CSR_READ (sc, csr_status), 0);
  571. sc->tx_TimeoutDisplay = 1;
  572. sc->extra_stats.tx_TimeoutCnt++;
  573. /* DEC chip is stuck, hit it with a RESET!!!! */
  574. lmc_running_reset (dev);
  575. /* look at receive & transmit process state to make sure they are running */
  576. LMC_EVENT_LOG(LMC_EVENT_RESET1, LMC_CSR_READ (sc, csr_status), 0);
  577. /* look at: DSR - 02 for Reg 16
  578. * CTS - 08
  579. * DCD - 10
  580. * RI - 20
  581. * for Reg 17
  582. */
  583. LMC_EVENT_LOG(LMC_EVENT_RESET2, lmc_mii_readreg (sc, 0, 16), lmc_mii_readreg (sc, 0, 17));
  584. /* reset the transmit timeout detection flag */
  585. sc->tx_TimeoutInd = 0;
  586. sc->lastlmc_taint_tx = sc->lmc_taint_tx;
  587. sc->lasttx_packets = sc->lmc_device->stats.tx_packets;
  588. } else {
  589. sc->tx_TimeoutInd = 0;
  590. sc->lastlmc_taint_tx = sc->lmc_taint_tx;
  591. sc->lasttx_packets = sc->lmc_device->stats.tx_packets;
  592. }
  593. /* --- end time out check ----------------------------------- */
  594. link_status = sc->lmc_media->get_link_status (sc);
  595. /*
  596. * hardware level link lost, but the interface is marked as up.
  597. * Mark it as down.
  598. */
  599. if ((link_status == 0) && (sc->last_link_status != 0)) {
  600. printk(KERN_WARNING "%s: hardware/physical link down\n", dev->name);
  601. sc->last_link_status = 0;
  602. /* lmc_reset (sc); Why reset??? The link can go down ok */
  603. /* Inform the world that link has been lost */
  604. netif_carrier_off(dev);
  605. }
  606. /*
  607. * hardware link is up, but the interface is marked as down.
  608. * Bring it back up again.
  609. */
  610. if (link_status != 0 && sc->last_link_status == 0) {
  611. printk(KERN_WARNING "%s: hardware/physical link up\n", dev->name);
  612. sc->last_link_status = 1;
  613. /* lmc_reset (sc); Again why reset??? */
  614. netif_carrier_on(dev);
  615. }
  616. /* Call media specific watchdog functions */
  617. sc->lmc_media->watchdog(sc);
  618. /*
  619. * Poke the transmitter to make sure it
  620. * never stops, even if we run out of mem
  621. */
  622. LMC_CSR_WRITE(sc, csr_rxpoll, 0);
  623. /*
  624. * Check for code that failed
  625. * and try and fix it as appropriate
  626. */
  627. if(sc->failed_ring == 1){
  628. /*
  629. * Failed to setup the recv/xmit rin
  630. * Try again
  631. */
  632. sc->failed_ring = 0;
  633. lmc_softreset(sc);
  634. }
  635. if(sc->failed_recv_alloc == 1){
  636. /*
  637. * We failed to alloc mem in the
  638. * interrupt handler, go through the rings
  639. * and rebuild them
  640. */
  641. sc->failed_recv_alloc = 0;
  642. lmc_softreset(sc);
  643. }
  644. /*
  645. * remember the timer value
  646. */
  647. kick_timer:
  648. ticks = LMC_CSR_READ (sc, csr_gp_timer);
  649. LMC_CSR_WRITE (sc, csr_gp_timer, 0xffffffffUL);
  650. sc->ictl.ticks = 0x0000ffff - (ticks & 0x0000ffff);
  651. /*
  652. * restart this timer.
  653. */
  654. sc->timer.expires = jiffies + (HZ);
  655. add_timer (&sc->timer);
  656. spin_unlock_irqrestore(&sc->lmc_lock, flags);
  657. lmc_trace(dev, "lmc_watchdog out");
  658. }
  659. static int lmc_attach(struct net_device *dev, unsigned short encoding,
  660. unsigned short parity)
  661. {
  662. if (encoding == ENCODING_NRZ && parity == PARITY_CRC16_PR1_CCITT)
  663. return 0;
  664. return -EINVAL;
  665. }
  666. static const struct net_device_ops lmc_ops = {
  667. .ndo_open = lmc_open,
  668. .ndo_stop = lmc_close,
  669. .ndo_change_mtu = hdlc_change_mtu,
  670. .ndo_start_xmit = hdlc_start_xmit,
  671. .ndo_do_ioctl = lmc_ioctl,
  672. .ndo_tx_timeout = lmc_driver_timeout,
  673. .ndo_get_stats = lmc_get_stats,
  674. };
  675. static int lmc_init_one(struct pci_dev *pdev, const struct pci_device_id *ent)
  676. {
  677. lmc_softc_t *sc;
  678. struct net_device *dev;
  679. u16 subdevice;
  680. u16 AdapModelNum;
  681. int err;
  682. static int cards_found;
  683. /* lmc_trace(dev, "lmc_init_one in"); */
  684. err = pci_enable_device(pdev);
  685. if (err) {
  686. printk(KERN_ERR "lmc: pci enable failed: %d\n", err);
  687. return err;
  688. }
  689. err = pci_request_regions(pdev, "lmc");
  690. if (err) {
  691. printk(KERN_ERR "lmc: pci_request_region failed\n");
  692. goto err_req_io;
  693. }
  694. /*
  695. * Allocate our own device structure
  696. */
  697. sc = kzalloc(sizeof(lmc_softc_t), GFP_KERNEL);
  698. if (!sc) {
  699. err = -ENOMEM;
  700. goto err_kzalloc;
  701. }
  702. dev = alloc_hdlcdev(sc);
  703. if (!dev) {
  704. printk(KERN_ERR "lmc:alloc_netdev for device failed\n");
  705. goto err_hdlcdev;
  706. }
  707. dev->type = ARPHRD_HDLC;
  708. dev_to_hdlc(dev)->xmit = lmc_start_xmit;
  709. dev_to_hdlc(dev)->attach = lmc_attach;
  710. dev->netdev_ops = &lmc_ops;
  711. dev->watchdog_timeo = HZ; /* 1 second */
  712. dev->tx_queue_len = 100;
  713. sc->lmc_device = dev;
  714. sc->name = dev->name;
  715. sc->if_type = LMC_PPP;
  716. sc->check = 0xBEAFCAFE;
  717. dev->base_addr = pci_resource_start(pdev, 0);
  718. dev->irq = pdev->irq;
  719. pci_set_drvdata(pdev, dev);
  720. SET_NETDEV_DEV(dev, &pdev->dev);
  721. /*
  722. * This will get the protocol layer ready and do any 1 time init's
  723. * Must have a valid sc and dev structure
  724. */
  725. lmc_proto_attach(sc);
  726. /* Init the spin lock so can call it latter */
  727. spin_lock_init(&sc->lmc_lock);
  728. pci_set_master(pdev);
  729. printk(KERN_INFO "%s: detected at %lx, irq %d\n", dev->name,
  730. dev->base_addr, dev->irq);
  731. err = register_hdlc_device(dev);
  732. if (err) {
  733. printk(KERN_ERR "%s: register_netdev failed.\n", dev->name);
  734. free_netdev(dev);
  735. goto err_hdlcdev;
  736. }
  737. sc->lmc_cardtype = LMC_CARDTYPE_UNKNOWN;
  738. sc->lmc_timing = LMC_CTL_CLOCK_SOURCE_EXT;
  739. /*
  740. *
  741. * Check either the subvendor or the subdevice, some systems reverse
  742. * the setting in the bois, seems to be version and arch dependent?
  743. * Fix the error, exchange the two values
  744. */
  745. if ((subdevice = pdev->subsystem_device) == PCI_VENDOR_ID_LMC)
  746. subdevice = pdev->subsystem_vendor;
  747. switch (subdevice) {
  748. case PCI_DEVICE_ID_LMC_HSSI:
  749. printk(KERN_INFO "%s: LMC HSSI\n", dev->name);
  750. sc->lmc_cardtype = LMC_CARDTYPE_HSSI;
  751. sc->lmc_media = &lmc_hssi_media;
  752. break;
  753. case PCI_DEVICE_ID_LMC_DS3:
  754. printk(KERN_INFO "%s: LMC DS3\n", dev->name);
  755. sc->lmc_cardtype = LMC_CARDTYPE_DS3;
  756. sc->lmc_media = &lmc_ds3_media;
  757. break;
  758. case PCI_DEVICE_ID_LMC_SSI:
  759. printk(KERN_INFO "%s: LMC SSI\n", dev->name);
  760. sc->lmc_cardtype = LMC_CARDTYPE_SSI;
  761. sc->lmc_media = &lmc_ssi_media;
  762. break;
  763. case PCI_DEVICE_ID_LMC_T1:
  764. printk(KERN_INFO "%s: LMC T1\n", dev->name);
  765. sc->lmc_cardtype = LMC_CARDTYPE_T1;
  766. sc->lmc_media = &lmc_t1_media;
  767. break;
  768. default:
  769. printk(KERN_WARNING "%s: LMC UNKNOWN CARD!\n", dev->name);
  770. break;
  771. }
  772. lmc_initcsrs (sc, dev->base_addr, 8);
  773. lmc_gpio_mkinput (sc, 0xff);
  774. sc->lmc_gpio = 0; /* drive no signals yet */
  775. sc->lmc_media->defaults (sc);
  776. sc->lmc_media->set_link_status (sc, LMC_LINK_UP);
  777. /* verify that the PCI Sub System ID matches the Adapter Model number
  778. * from the MII register
  779. */
  780. AdapModelNum = (lmc_mii_readreg (sc, 0, 3) & 0x3f0) >> 4;
  781. if ((AdapModelNum != LMC_ADAP_T1 || /* detect LMC1200 */
  782. subdevice != PCI_DEVICE_ID_LMC_T1) &&
  783. (AdapModelNum != LMC_ADAP_SSI || /* detect LMC1000 */
  784. subdevice != PCI_DEVICE_ID_LMC_SSI) &&
  785. (AdapModelNum != LMC_ADAP_DS3 || /* detect LMC5245 */
  786. subdevice != PCI_DEVICE_ID_LMC_DS3) &&
  787. (AdapModelNum != LMC_ADAP_HSSI || /* detect LMC5200 */
  788. subdevice != PCI_DEVICE_ID_LMC_HSSI))
  789. printk(KERN_WARNING "%s: Model number (%d) miscompare for PCI"
  790. " Subsystem ID = 0x%04x\n",
  791. dev->name, AdapModelNum, subdevice);
  792. /*
  793. * reset clock
  794. */
  795. LMC_CSR_WRITE (sc, csr_gp_timer, 0xFFFFFFFFUL);
  796. sc->board_idx = cards_found++;
  797. sc->extra_stats.check = STATCHECK;
  798. sc->extra_stats.version_size = (DRIVER_VERSION << 16) +
  799. sizeof(sc->lmc_device->stats) + sizeof(sc->extra_stats);
  800. sc->extra_stats.lmc_cardtype = sc->lmc_cardtype;
  801. sc->lmc_ok = 0;
  802. sc->last_link_status = 0;
  803. lmc_trace(dev, "lmc_init_one out");
  804. return 0;
  805. err_hdlcdev:
  806. pci_set_drvdata(pdev, NULL);
  807. kfree(sc);
  808. err_kzalloc:
  809. pci_release_regions(pdev);
  810. err_req_io:
  811. pci_disable_device(pdev);
  812. return err;
  813. }
  814. /*
  815. * Called from pci when removing module.
  816. */
  817. static void lmc_remove_one(struct pci_dev *pdev)
  818. {
  819. struct net_device *dev = pci_get_drvdata(pdev);
  820. if (dev) {
  821. printk(KERN_DEBUG "%s: removing...\n", dev->name);
  822. unregister_hdlc_device(dev);
  823. free_netdev(dev);
  824. pci_release_regions(pdev);
  825. pci_disable_device(pdev);
  826. pci_set_drvdata(pdev, NULL);
  827. }
  828. }
  829. /* After this is called, packets can be sent.
  830. * Does not initialize the addresses
  831. */
  832. static int lmc_open(struct net_device *dev)
  833. {
  834. lmc_softc_t *sc = dev_to_sc(dev);
  835. int err;
  836. lmc_trace(dev, "lmc_open in");
  837. lmc_led_on(sc, LMC_DS3_LED0);
  838. lmc_dec_reset(sc);
  839. lmc_reset(sc);
  840. LMC_EVENT_LOG(LMC_EVENT_RESET1, LMC_CSR_READ(sc, csr_status), 0);
  841. LMC_EVENT_LOG(LMC_EVENT_RESET2, lmc_mii_readreg(sc, 0, 16),
  842. lmc_mii_readreg(sc, 0, 17));
  843. if (sc->lmc_ok){
  844. lmc_trace(dev, "lmc_open lmc_ok out");
  845. return 0;
  846. }
  847. lmc_softreset (sc);
  848. /* Since we have to use PCI bus, this should work on x86,alpha,ppc */
  849. if (request_irq (dev->irq, lmc_interrupt, IRQF_SHARED, dev->name, dev)){
  850. printk(KERN_WARNING "%s: could not get irq: %d\n", dev->name, dev->irq);
  851. lmc_trace(dev, "lmc_open irq failed out");
  852. return -EAGAIN;
  853. }
  854. sc->got_irq = 1;
  855. /* Assert Terminal Active */
  856. sc->lmc_miireg16 |= LMC_MII16_LED_ALL;
  857. sc->lmc_media->set_link_status (sc, LMC_LINK_UP);
  858. /*
  859. * reset to last state.
  860. */
  861. sc->lmc_media->set_status (sc, NULL);
  862. /* setup default bits to be used in tulip_desc_t transmit descriptor
  863. * -baz */
  864. sc->TxDescriptControlInit = (
  865. LMC_TDES_INTERRUPT_ON_COMPLETION
  866. | LMC_TDES_FIRST_SEGMENT
  867. | LMC_TDES_LAST_SEGMENT
  868. | LMC_TDES_SECOND_ADDR_CHAINED
  869. | LMC_TDES_DISABLE_PADDING
  870. );
  871. if (sc->ictl.crc_length == LMC_CTL_CRC_LENGTH_16) {
  872. /* disable 32 bit CRC generated by ASIC */
  873. sc->TxDescriptControlInit |= LMC_TDES_ADD_CRC_DISABLE;
  874. }
  875. sc->lmc_media->set_crc_length(sc, sc->ictl.crc_length);
  876. /* Acknoledge the Terminal Active and light LEDs */
  877. /* dev->flags |= IFF_UP; */
  878. if ((err = lmc_proto_open(sc)) != 0)
  879. return err;
  880. netif_start_queue(dev);
  881. sc->extra_stats.tx_tbusy0++;
  882. /*
  883. * select what interrupts we want to get
  884. */
  885. sc->lmc_intrmask = 0;
  886. /* Should be using the default interrupt mask defined in the .h file. */
  887. sc->lmc_intrmask |= (TULIP_STS_NORMALINTR
  888. | TULIP_STS_RXINTR
  889. | TULIP_STS_TXINTR
  890. | TULIP_STS_ABNRMLINTR
  891. | TULIP_STS_SYSERROR
  892. | TULIP_STS_TXSTOPPED
  893. | TULIP_STS_TXUNDERFLOW
  894. | TULIP_STS_RXSTOPPED
  895. | TULIP_STS_RXNOBUF
  896. );
  897. LMC_CSR_WRITE (sc, csr_intr, sc->lmc_intrmask);
  898. sc->lmc_cmdmode |= TULIP_CMD_TXRUN;
  899. sc->lmc_cmdmode |= TULIP_CMD_RXRUN;
  900. LMC_CSR_WRITE (sc, csr_command, sc->lmc_cmdmode);
  901. sc->lmc_ok = 1; /* Run watchdog */
  902. /*
  903. * Set the if up now - pfb
  904. */
  905. sc->last_link_status = 1;
  906. /*
  907. * Setup a timer for the watchdog on probe, and start it running.
  908. * Since lmc_ok == 0, it will be a NOP for now.
  909. */
  910. init_timer (&sc->timer);
  911. sc->timer.expires = jiffies + HZ;
  912. sc->timer.data = (unsigned long) dev;
  913. sc->timer.function = lmc_watchdog;
  914. add_timer (&sc->timer);
  915. lmc_trace(dev, "lmc_open out");
  916. return 0;
  917. }
  918. /* Total reset to compensate for the AdTran DSU doing bad things
  919. * under heavy load
  920. */
  921. static void lmc_running_reset (struct net_device *dev) /*fold00*/
  922. {
  923. lmc_softc_t *sc = dev_to_sc(dev);
  924. lmc_trace(dev, "lmc_running_reset in");
  925. /* stop interrupts */
  926. /* Clear the interrupt mask */
  927. LMC_CSR_WRITE (sc, csr_intr, 0x00000000);
  928. lmc_dec_reset (sc);
  929. lmc_reset (sc);
  930. lmc_softreset (sc);
  931. /* sc->lmc_miireg16 |= LMC_MII16_LED_ALL; */
  932. sc->lmc_media->set_link_status (sc, 1);
  933. sc->lmc_media->set_status (sc, NULL);
  934. netif_wake_queue(dev);
  935. sc->lmc_txfull = 0;
  936. sc->extra_stats.tx_tbusy0++;
  937. sc->lmc_intrmask = TULIP_DEFAULT_INTR_MASK;
  938. LMC_CSR_WRITE (sc, csr_intr, sc->lmc_intrmask);
  939. sc->lmc_cmdmode |= (TULIP_CMD_TXRUN | TULIP_CMD_RXRUN);
  940. LMC_CSR_WRITE (sc, csr_command, sc->lmc_cmdmode);
  941. lmc_trace(dev, "lmc_runnin_reset_out");
  942. }
  943. /* This is what is called when you ifconfig down a device.
  944. * This disables the timer for the watchdog and keepalives,
  945. * and disables the irq for dev.
  946. */
  947. static int lmc_close(struct net_device *dev)
  948. {
  949. /* not calling release_region() as we should */
  950. lmc_softc_t *sc = dev_to_sc(dev);
  951. lmc_trace(dev, "lmc_close in");
  952. sc->lmc_ok = 0;
  953. sc->lmc_media->set_link_status (sc, 0);
  954. del_timer (&sc->timer);
  955. lmc_proto_close(sc);
  956. lmc_ifdown (dev);
  957. lmc_trace(dev, "lmc_close out");
  958. return 0;
  959. }
  960. /* Ends the transfer of packets */
  961. /* When the interface goes down, this is called */
  962. static int lmc_ifdown (struct net_device *dev) /*fold00*/
  963. {
  964. lmc_softc_t *sc = dev_to_sc(dev);
  965. u32 csr6;
  966. int i;
  967. lmc_trace(dev, "lmc_ifdown in");
  968. /* Don't let anything else go on right now */
  969. // dev->start = 0;
  970. netif_stop_queue(dev);
  971. sc->extra_stats.tx_tbusy1++;
  972. /* stop interrupts */
  973. /* Clear the interrupt mask */
  974. LMC_CSR_WRITE (sc, csr_intr, 0x00000000);
  975. /* Stop Tx and Rx on the chip */
  976. csr6 = LMC_CSR_READ (sc, csr_command);
  977. csr6 &= ~LMC_DEC_ST; /* Turn off the Transmission bit */
  978. csr6 &= ~LMC_DEC_SR; /* Turn off the Receive bit */
  979. LMC_CSR_WRITE (sc, csr_command, csr6);
  980. sc->lmc_device->stats.rx_missed_errors +=
  981. LMC_CSR_READ(sc, csr_missed_frames) & 0xffff;
  982. /* release the interrupt */
  983. if(sc->got_irq == 1){
  984. free_irq (dev->irq, dev);
  985. sc->got_irq = 0;
  986. }
  987. /* free skbuffs in the Rx queue */
  988. for (i = 0; i < LMC_RXDESCS; i++)
  989. {
  990. struct sk_buff *skb = sc->lmc_rxq[i];
  991. sc->lmc_rxq[i] = NULL;
  992. sc->lmc_rxring[i].status = 0;
  993. sc->lmc_rxring[i].length = 0;
  994. sc->lmc_rxring[i].buffer1 = 0xDEADBEEF;
  995. if (skb != NULL)
  996. dev_kfree_skb(skb);
  997. sc->lmc_rxq[i] = NULL;
  998. }
  999. for (i = 0; i < LMC_TXDESCS; i++)
  1000. {
  1001. if (sc->lmc_txq[i] != NULL)
  1002. dev_kfree_skb(sc->lmc_txq[i]);
  1003. sc->lmc_txq[i] = NULL;
  1004. }
  1005. lmc_led_off (sc, LMC_MII16_LED_ALL);
  1006. netif_wake_queue(dev);
  1007. sc->extra_stats.tx_tbusy0++;
  1008. lmc_trace(dev, "lmc_ifdown out");
  1009. return 0;
  1010. }
  1011. /* Interrupt handling routine. This will take an incoming packet, or clean
  1012. * up after a trasmit.
  1013. */
  1014. static irqreturn_t lmc_interrupt (int irq, void *dev_instance) /*fold00*/
  1015. {
  1016. struct net_device *dev = (struct net_device *) dev_instance;
  1017. lmc_softc_t *sc = dev_to_sc(dev);
  1018. u32 csr;
  1019. int i;
  1020. s32 stat;
  1021. unsigned int badtx;
  1022. u32 firstcsr;
  1023. int max_work = LMC_RXDESCS;
  1024. int handled = 0;
  1025. lmc_trace(dev, "lmc_interrupt in");
  1026. spin_lock(&sc->lmc_lock);
  1027. /*
  1028. * Read the csr to find what interrupts we have (if any)
  1029. */
  1030. csr = LMC_CSR_READ (sc, csr_status);
  1031. /*
  1032. * Make sure this is our interrupt
  1033. */
  1034. if ( ! (csr & sc->lmc_intrmask)) {
  1035. goto lmc_int_fail_out;
  1036. }
  1037. firstcsr = csr;
  1038. /* always go through this loop at least once */
  1039. while (csr & sc->lmc_intrmask) {
  1040. handled = 1;
  1041. /*
  1042. * Clear interrupt bits, we handle all case below
  1043. */
  1044. LMC_CSR_WRITE (sc, csr_status, csr);
  1045. /*
  1046. * One of
  1047. * - Transmit process timed out CSR5<1>
  1048. * - Transmit jabber timeout CSR5<3>
  1049. * - Transmit underflow CSR5<5>
  1050. * - Transmit Receiver buffer unavailable CSR5<7>
  1051. * - Receive process stopped CSR5<8>
  1052. * - Receive watchdog timeout CSR5<9>
  1053. * - Early transmit interrupt CSR5<10>
  1054. *
  1055. * Is this really right? Should we do a running reset for jabber?
  1056. * (being a WAN card and all)
  1057. */
  1058. if (csr & TULIP_STS_ABNRMLINTR){
  1059. lmc_running_reset (dev);
  1060. break;
  1061. }
  1062. if (csr & TULIP_STS_RXINTR){
  1063. lmc_trace(dev, "rx interrupt");
  1064. lmc_rx (dev);
  1065. }
  1066. if (csr & (TULIP_STS_TXINTR | TULIP_STS_TXNOBUF | TULIP_STS_TXSTOPPED)) {
  1067. int n_compl = 0 ;
  1068. /* reset the transmit timeout detection flag -baz */
  1069. sc->extra_stats.tx_NoCompleteCnt = 0;
  1070. badtx = sc->lmc_taint_tx;
  1071. i = badtx % LMC_TXDESCS;
  1072. while ((badtx < sc->lmc_next_tx)) {
  1073. stat = sc->lmc_txring[i].status;
  1074. LMC_EVENT_LOG (LMC_EVENT_XMTINT, stat,
  1075. sc->lmc_txring[i].length);
  1076. /*
  1077. * If bit 31 is 1 the tulip owns it break out of the loop
  1078. */
  1079. if (stat & 0x80000000)
  1080. break;
  1081. n_compl++ ; /* i.e., have an empty slot in ring */
  1082. /*
  1083. * If we have no skbuff or have cleared it
  1084. * Already continue to the next buffer
  1085. */
  1086. if (sc->lmc_txq[i] == NULL)
  1087. continue;
  1088. /*
  1089. * Check the total error summary to look for any errors
  1090. */
  1091. if (stat & 0x8000) {
  1092. sc->lmc_device->stats.tx_errors++;
  1093. if (stat & 0x4104)
  1094. sc->lmc_device->stats.tx_aborted_errors++;
  1095. if (stat & 0x0C00)
  1096. sc->lmc_device->stats.tx_carrier_errors++;
  1097. if (stat & 0x0200)
  1098. sc->lmc_device->stats.tx_window_errors++;
  1099. if (stat & 0x0002)
  1100. sc->lmc_device->stats.tx_fifo_errors++;
  1101. } else {
  1102. sc->lmc_device->stats.tx_bytes += sc->lmc_txring[i].length & 0x7ff;
  1103. sc->lmc_device->stats.tx_packets++;
  1104. }
  1105. // dev_kfree_skb(sc->lmc_txq[i]);
  1106. dev_kfree_skb_irq(sc->lmc_txq[i]);
  1107. sc->lmc_txq[i] = NULL;
  1108. badtx++;
  1109. i = badtx % LMC_TXDESCS;
  1110. }
  1111. if (sc->lmc_next_tx - badtx > LMC_TXDESCS)
  1112. {
  1113. printk ("%s: out of sync pointer\n", dev->name);
  1114. badtx += LMC_TXDESCS;
  1115. }
  1116. LMC_EVENT_LOG(LMC_EVENT_TBUSY0, n_compl, 0);
  1117. sc->lmc_txfull = 0;
  1118. netif_wake_queue(dev);
  1119. sc->extra_stats.tx_tbusy0++;
  1120. #ifdef DEBUG
  1121. sc->extra_stats.dirtyTx = badtx;
  1122. sc->extra_stats.lmc_next_tx = sc->lmc_next_tx;
  1123. sc->extra_stats.lmc_txfull = sc->lmc_txfull;
  1124. #endif
  1125. sc->lmc_taint_tx = badtx;
  1126. /*
  1127. * Why was there a break here???
  1128. */
  1129. } /* end handle transmit interrupt */
  1130. if (csr & TULIP_STS_SYSERROR) {
  1131. u32 error;
  1132. printk (KERN_WARNING "%s: system bus error csr: %#8.8x\n", dev->name, csr);
  1133. error = csr>>23 & 0x7;
  1134. switch(error){
  1135. case 0x000:
  1136. printk(KERN_WARNING "%s: Parity Fault (bad)\n", dev->name);
  1137. break;
  1138. case 0x001:
  1139. printk(KERN_WARNING "%s: Master Abort (naughty)\n", dev->name);
  1140. break;
  1141. case 0x010:
  1142. printk(KERN_WARNING "%s: Target Abort (not so naughty)\n", dev->name);
  1143. break;
  1144. default:
  1145. printk(KERN_WARNING "%s: This bus error code was supposed to be reserved!\n", dev->name);
  1146. }
  1147. lmc_dec_reset (sc);
  1148. lmc_reset (sc);
  1149. LMC_EVENT_LOG(LMC_EVENT_RESET1, LMC_CSR_READ (sc, csr_status), 0);
  1150. LMC_EVENT_LOG(LMC_EVENT_RESET2,
  1151. lmc_mii_readreg (sc, 0, 16),
  1152. lmc_mii_readreg (sc, 0, 17));
  1153. }
  1154. if(max_work-- <= 0)
  1155. break;
  1156. /*
  1157. * Get current csr status to make sure
  1158. * we've cleared all interrupts
  1159. */
  1160. csr = LMC_CSR_READ (sc, csr_status);
  1161. } /* end interrupt loop */
  1162. LMC_EVENT_LOG(LMC_EVENT_INT, firstcsr, csr);
  1163. lmc_int_fail_out:
  1164. spin_unlock(&sc->lmc_lock);
  1165. lmc_trace(dev, "lmc_interrupt out");
  1166. return IRQ_RETVAL(handled);
  1167. }
  1168. static netdev_tx_t lmc_start_xmit(struct sk_buff *skb,
  1169. struct net_device *dev)
  1170. {
  1171. lmc_softc_t *sc = dev_to_sc(dev);
  1172. u32 flag;
  1173. int entry;
  1174. unsigned long flags;
  1175. lmc_trace(dev, "lmc_start_xmit in");
  1176. spin_lock_irqsave(&sc->lmc_lock, flags);
  1177. /* normal path, tbusy known to be zero */
  1178. entry = sc->lmc_next_tx % LMC_TXDESCS;
  1179. sc->lmc_txq[entry] = skb;
  1180. sc->lmc_txring[entry].buffer1 = virt_to_bus (skb->data);
  1181. LMC_CONSOLE_LOG("xmit", skb->data, skb->len);
  1182. #ifndef GCOM
  1183. /* If the queue is less than half full, don't interrupt */
  1184. if (sc->lmc_next_tx - sc->lmc_taint_tx < LMC_TXDESCS / 2)
  1185. {
  1186. /* Do not interrupt on completion of this packet */
  1187. flag = 0x60000000;
  1188. netif_wake_queue(dev);
  1189. }
  1190. else if (sc->lmc_next_tx - sc->lmc_taint_tx == LMC_TXDESCS / 2)
  1191. {
  1192. /* This generates an interrupt on completion of this packet */
  1193. flag = 0xe0000000;
  1194. netif_wake_queue(dev);
  1195. }
  1196. else if (sc->lmc_next_tx - sc->lmc_taint_tx < LMC_TXDESCS - 1)
  1197. {
  1198. /* Do not interrupt on completion of this packet */
  1199. flag = 0x60000000;
  1200. netif_wake_queue(dev);
  1201. }
  1202. else
  1203. {
  1204. /* This generates an interrupt on completion of this packet */
  1205. flag = 0xe0000000;
  1206. sc->lmc_txfull = 1;
  1207. netif_stop_queue(dev);
  1208. }
  1209. #else
  1210. flag = LMC_TDES_INTERRUPT_ON_COMPLETION;
  1211. if (sc->lmc_next_tx - sc->lmc_taint_tx >= LMC_TXDESCS - 1)
  1212. { /* ring full, go busy */
  1213. sc->lmc_txfull = 1;
  1214. netif_stop_queue(dev);
  1215. sc->extra_stats.tx_tbusy1++;
  1216. LMC_EVENT_LOG(LMC_EVENT_TBUSY1, entry, 0);
  1217. }
  1218. #endif
  1219. if (entry == LMC_TXDESCS - 1) /* last descriptor in ring */
  1220. flag |= LMC_TDES_END_OF_RING; /* flag as such for Tulip */
  1221. /* don't pad small packets either */
  1222. flag = sc->lmc_txring[entry].length = (skb->len) | flag |
  1223. sc->TxDescriptControlInit;
  1224. /* set the transmit timeout flag to be checked in
  1225. * the watchdog timer handler. -baz
  1226. */
  1227. sc->extra_stats.tx_NoCompleteCnt++;
  1228. sc->lmc_next_tx++;
  1229. /* give ownership to the chip */
  1230. LMC_EVENT_LOG(LMC_EVENT_XMT, flag, entry);
  1231. sc->lmc_txring[entry].status = 0x80000000;
  1232. /* send now! */
  1233. LMC_CSR_WRITE (sc, csr_txpoll, 0);
  1234. spin_unlock_irqrestore(&sc->lmc_lock, flags);
  1235. lmc_trace(dev, "lmc_start_xmit_out");
  1236. return NETDEV_TX_OK;
  1237. }
  1238. static int lmc_rx(struct net_device *dev)
  1239. {
  1240. lmc_softc_t *sc = dev_to_sc(dev);
  1241. int i;
  1242. int rx_work_limit = LMC_RXDESCS;
  1243. unsigned int next_rx;
  1244. int rxIntLoopCnt; /* debug -baz */
  1245. int localLengthErrCnt = 0;
  1246. long stat;
  1247. struct sk_buff *skb, *nsb;
  1248. u16 len;
  1249. lmc_trace(dev, "lmc_rx in");
  1250. lmc_led_on(sc, LMC_DS3_LED3);
  1251. rxIntLoopCnt = 0; /* debug -baz */
  1252. i = sc->lmc_next_rx % LMC_RXDESCS;
  1253. next_rx = sc->lmc_next_rx;
  1254. while (((stat = sc->lmc_rxring[i].status) & LMC_RDES_OWN_BIT) != DESC_OWNED_BY_DC21X4)
  1255. {
  1256. rxIntLoopCnt++; /* debug -baz */
  1257. len = ((stat & LMC_RDES_FRAME_LENGTH) >> RDES_FRAME_LENGTH_BIT_NUMBER);
  1258. if ((stat & 0x0300) != 0x0300) { /* Check first segment and last segment */
  1259. if ((stat & 0x0000ffff) != 0x7fff) {
  1260. /* Oversized frame */
  1261. sc->lmc_device->stats.rx_length_errors++;
  1262. goto skip_packet;
  1263. }
  1264. }
  1265. if (stat & 0x00000008) { /* Catch a dribbling bit error */
  1266. sc->lmc_device->stats.rx_errors++;
  1267. sc->lmc_device->stats.rx_frame_errors++;
  1268. goto skip_packet;
  1269. }
  1270. if (stat & 0x00000004) { /* Catch a CRC error by the Xilinx */
  1271. sc->lmc_device->stats.rx_errors++;
  1272. sc->lmc_device->stats.rx_crc_errors++;
  1273. goto skip_packet;
  1274. }
  1275. if (len > LMC_PKT_BUF_SZ) {
  1276. sc->lmc_device->stats.rx_length_errors++;
  1277. localLengthErrCnt++;
  1278. goto skip_packet;
  1279. }
  1280. if (len < sc->lmc_crcSize + 2) {
  1281. sc->lmc_device->stats.rx_length_errors++;
  1282. sc->extra_stats.rx_SmallPktCnt++;
  1283. localLengthErrCnt++;
  1284. goto skip_packet;
  1285. }
  1286. if(stat & 0x00004000){
  1287. printk(KERN_WARNING "%s: Receiver descriptor error, receiver out of sync?\n", dev->name);
  1288. }
  1289. len -= sc->lmc_crcSize;
  1290. skb = sc->lmc_rxq[i];
  1291. /*
  1292. * We ran out of memory at some point
  1293. * just allocate an skb buff and continue.
  1294. */
  1295. if (!skb) {
  1296. nsb = dev_alloc_skb (LMC_PKT_BUF_SZ + 2);
  1297. if (nsb) {
  1298. sc->lmc_rxq[i] = nsb;
  1299. nsb->dev = dev;
  1300. sc->lmc_rxring[i].buffer1 = virt_to_bus(skb_tail_pointer(nsb));
  1301. }
  1302. sc->failed_recv_alloc = 1;
  1303. goto skip_packet;
  1304. }
  1305. sc->lmc_device->stats.rx_packets++;
  1306. sc->lmc_device->stats.rx_bytes += len;
  1307. LMC_CONSOLE_LOG("recv", skb->data, len);
  1308. /*
  1309. * I'm not sure of the sanity of this
  1310. * Packets could be arriving at a constant
  1311. * 44.210mbits/sec and we're going to copy
  1312. * them into a new buffer??
  1313. */
  1314. if(len > (LMC_MTU - (LMC_MTU>>2))){ /* len > LMC_MTU * 0.75 */
  1315. /*
  1316. * If it's a large packet don't copy it just hand it up
  1317. */
  1318. give_it_anyways:
  1319. sc->lmc_rxq[i] = NULL;
  1320. sc->lmc_rxring[i].buffer1 = 0x0;
  1321. skb_put (skb, len);
  1322. skb->protocol = lmc_proto_type(sc, skb);
  1323. skb_reset_mac_header(skb);
  1324. /* skb_reset_network_header(skb); */
  1325. skb->dev = dev;
  1326. lmc_proto_netif(sc, skb);
  1327. /*
  1328. * This skb will be destroyed by the upper layers, make a new one
  1329. */
  1330. nsb = dev_alloc_skb (LMC_PKT_BUF_SZ + 2);
  1331. if (nsb) {
  1332. sc->lmc_rxq[i] = nsb;
  1333. nsb->dev = dev;
  1334. sc->lmc_rxring[i].buffer1 = virt_to_bus(skb_tail_pointer(nsb));
  1335. /* Transferred to 21140 below */
  1336. }
  1337. else {
  1338. /*
  1339. * We've run out of memory, stop trying to allocate
  1340. * memory and exit the interrupt handler
  1341. *
  1342. * The chip may run out of receivers and stop
  1343. * in which care we'll try to allocate the buffer
  1344. * again. (once a second)
  1345. */
  1346. sc->extra_stats.rx_BuffAllocErr++;
  1347. LMC_EVENT_LOG(LMC_EVENT_RCVINT, stat, len);
  1348. sc->failed_recv_alloc = 1;
  1349. goto skip_out_of_mem;
  1350. }
  1351. }
  1352. else {
  1353. nsb = dev_alloc_skb(len);
  1354. if(!nsb) {
  1355. goto give_it_anyways;
  1356. }
  1357. skb_copy_from_linear_data(skb, skb_put(nsb, len), len);
  1358. nsb->protocol = lmc_proto_type(sc, nsb);
  1359. skb_reset_mac_header(nsb);
  1360. /* skb_reset_network_header(nsb); */
  1361. nsb->dev = dev;
  1362. lmc_proto_netif(sc, nsb);
  1363. }
  1364. skip_packet:
  1365. LMC_EVENT_LOG(LMC_EVENT_RCVINT, stat, len);
  1366. sc->lmc_rxring[i].status = DESC_OWNED_BY_DC21X4;
  1367. sc->lmc_next_rx++;
  1368. i = sc->lmc_next_rx % LMC_RXDESCS;
  1369. rx_work_limit--;
  1370. if (rx_work_limit < 0)
  1371. break;
  1372. }
  1373. /* detect condition for LMC1000 where DSU cable attaches and fills
  1374. * descriptors with bogus packets
  1375. *
  1376. if (localLengthErrCnt > LMC_RXDESCS - 3) {
  1377. sc->extra_stats.rx_BadPktSurgeCnt++;
  1378. LMC_EVENT_LOG(LMC_EVENT_BADPKTSURGE, localLengthErrCnt,
  1379. sc->extra_stats.rx_BadPktSurgeCnt);
  1380. } */
  1381. /* save max count of receive descriptors serviced */
  1382. if (rxIntLoopCnt > sc->extra_stats.rxIntLoopCnt)
  1383. sc->extra_stats.rxIntLoopCnt = rxIntLoopCnt; /* debug -baz */
  1384. #ifdef DEBUG
  1385. if (rxIntLoopCnt == 0)
  1386. {
  1387. for (i = 0; i < LMC_RXDESCS; i++)
  1388. {
  1389. if ((sc->lmc_rxring[i].status & LMC_RDES_OWN_BIT)
  1390. != DESC_OWNED_BY_DC21X4)
  1391. {
  1392. rxIntLoopCnt++;
  1393. }
  1394. }
  1395. LMC_EVENT_LOG(LMC_EVENT_RCVEND, rxIntLoopCnt, 0);
  1396. }
  1397. #endif
  1398. lmc_led_off(sc, LMC_DS3_LED3);
  1399. skip_out_of_mem:
  1400. lmc_trace(dev, "lmc_rx out");
  1401. return 0;
  1402. }
  1403. static struct net_device_stats *lmc_get_stats(struct net_device *dev)
  1404. {
  1405. lmc_softc_t *sc = dev_to_sc(dev);
  1406. unsigned long flags;
  1407. lmc_trace(dev, "lmc_get_stats in");
  1408. spin_lock_irqsave(&sc->lmc_lock, flags);
  1409. sc->lmc_device->stats.rx_missed_errors += LMC_CSR_READ(sc, csr_missed_frames) & 0xffff;
  1410. spin_unlock_irqrestore(&sc->lmc_lock, flags);
  1411. lmc_trace(dev, "lmc_get_stats out");
  1412. return &sc->lmc_device->stats;
  1413. }
  1414. static struct pci_driver lmc_driver = {
  1415. .name = "lmc",
  1416. .id_table = lmc_pci_tbl,
  1417. .probe = lmc_init_one,
  1418. .remove = lmc_remove_one,
  1419. };
  1420. module_pci_driver(lmc_driver);
  1421. unsigned lmc_mii_readreg (lmc_softc_t * const sc, unsigned devaddr, unsigned regno) /*fold00*/
  1422. {
  1423. int i;
  1424. int command = (0xf6 << 10) | (devaddr << 5) | regno;
  1425. int retval = 0;
  1426. lmc_trace(sc->lmc_device, "lmc_mii_readreg in");
  1427. LMC_MII_SYNC (sc);
  1428. lmc_trace(sc->lmc_device, "lmc_mii_readreg: done sync");
  1429. for (i = 15; i >= 0; i--)
  1430. {
  1431. int dataval = (command & (1 << i)) ? 0x20000 : 0;
  1432. LMC_CSR_WRITE (sc, csr_9, dataval);
  1433. lmc_delay ();
  1434. /* __SLOW_DOWN_IO; */
  1435. LMC_CSR_WRITE (sc, csr_9, dataval | 0x10000);
  1436. lmc_delay ();
  1437. /* __SLOW_DOWN_IO; */
  1438. }
  1439. lmc_trace(sc->lmc_device, "lmc_mii_readreg: done1");
  1440. for (i = 19; i > 0; i--)
  1441. {
  1442. LMC_CSR_WRITE (sc, csr_9, 0x40000);
  1443. lmc_delay ();
  1444. /* __SLOW_DOWN_IO; */
  1445. retval = (retval << 1) | ((LMC_CSR_READ (sc, csr_9) & 0x80000) ? 1 : 0);
  1446. LMC_CSR_WRITE (sc, csr_9, 0x40000 | 0x10000);
  1447. lmc_delay ();
  1448. /* __SLOW_DOWN_IO; */
  1449. }
  1450. lmc_trace(sc->lmc_device, "lmc_mii_readreg out");
  1451. return (retval >> 1) & 0xffff;
  1452. }
  1453. void lmc_mii_writereg (lmc_softc_t * const sc, unsigned devaddr, unsigned regno, unsigned data) /*fold00*/
  1454. {
  1455. int i = 32;
  1456. int command = (0x5002 << 16) | (devaddr << 23) | (regno << 18) | data;
  1457. lmc_trace(sc->lmc_device, "lmc_mii_writereg in");
  1458. LMC_MII_SYNC (sc);
  1459. i = 31;
  1460. while (i >= 0)
  1461. {
  1462. int datav;
  1463. if (command & (1 << i))
  1464. datav = 0x20000;
  1465. else
  1466. datav = 0x00000;
  1467. LMC_CSR_WRITE (sc, csr_9, datav);
  1468. lmc_delay ();
  1469. /* __SLOW_DOWN_IO; */
  1470. LMC_CSR_WRITE (sc, csr_9, (datav | 0x10000));
  1471. lmc_delay ();
  1472. /* __SLOW_DOWN_IO; */
  1473. i--;
  1474. }
  1475. i = 2;
  1476. while (i > 0)
  1477. {
  1478. LMC_CSR_WRITE (sc, csr_9, 0x40000);
  1479. lmc_delay ();
  1480. /* __SLOW_DOWN_IO; */
  1481. LMC_CSR_WRITE (sc, csr_9, 0x50000);
  1482. lmc_delay ();
  1483. /* __SLOW_DOWN_IO; */
  1484. i--;
  1485. }
  1486. lmc_trace(sc->lmc_device, "lmc_mii_writereg out");
  1487. }
  1488. static void lmc_softreset (lmc_softc_t * const sc) /*fold00*/
  1489. {
  1490. int i;
  1491. lmc_trace(sc->lmc_device, "lmc_softreset in");
  1492. /* Initialize the receive rings and buffers. */
  1493. sc->lmc_txfull = 0;
  1494. sc->lmc_next_rx = 0;
  1495. sc->lmc_next_tx = 0;
  1496. sc->lmc_taint_rx = 0;
  1497. sc->lmc_taint_tx = 0;
  1498. /*
  1499. * Setup each one of the receiver buffers
  1500. * allocate an skbuff for each one, setup the descriptor table
  1501. * and point each buffer at the next one
  1502. */
  1503. for (i = 0; i < LMC_RXDESCS; i++)
  1504. {
  1505. struct sk_buff *skb;
  1506. if (sc->lmc_rxq[i] == NULL)
  1507. {
  1508. skb = dev_alloc_skb (LMC_PKT_BUF_SZ + 2);
  1509. if(skb == NULL){
  1510. printk(KERN_WARNING "%s: Failed to allocate receiver ring, will try again\n", sc->name);
  1511. sc->failed_ring = 1;
  1512. break;
  1513. }
  1514. else{
  1515. sc->lmc_rxq[i] = skb;
  1516. }
  1517. }
  1518. else
  1519. {
  1520. skb = sc->lmc_rxq[i];
  1521. }
  1522. skb->dev = sc->lmc_device;
  1523. /* owned by 21140 */
  1524. sc->lmc_rxring[i].status = 0x80000000;
  1525. /* used to be PKT_BUF_SZ now uses skb since we lose some to head room */
  1526. sc->lmc_rxring[i].length = skb_tailroom(skb);
  1527. /* use to be tail which is dumb since you're thinking why write
  1528. * to the end of the packj,et but since there's nothing there tail == data
  1529. */
  1530. sc->lmc_rxring[i].buffer1 = virt_to_bus (skb->data);
  1531. /* This is fair since the structure is static and we have the next address */
  1532. sc->lmc_rxring[i].buffer2 = virt_to_bus (&sc->lmc_rxring[i + 1]);
  1533. }
  1534. /*
  1535. * Sets end of ring
  1536. */
  1537. if (i != 0) {
  1538. sc->lmc_rxring[i - 1].length |= 0x02000000; /* Set end of buffers flag */
  1539. sc->lmc_rxring[i - 1].buffer2 = virt_to_bus(&sc->lmc_rxring[0]); /* Point back to the start */
  1540. }
  1541. LMC_CSR_WRITE (sc, csr_rxlist, virt_to_bus (sc->lmc_rxring)); /* write base address */
  1542. /* Initialize the transmit rings and buffers */
  1543. for (i = 0; i < LMC_TXDESCS; i++)
  1544. {
  1545. if (sc->lmc_txq[i] != NULL){ /* have buffer */
  1546. dev_kfree_skb(sc->lmc_txq[i]); /* free it */
  1547. sc->lmc_device->stats.tx_dropped++; /* We just dropped a packet */
  1548. }
  1549. sc->lmc_txq[i] = NULL;
  1550. sc->lmc_txring[i].status = 0x00000000;
  1551. sc->lmc_txring[i].buffer2 = virt_to_bus (&sc->lmc_txring[i + 1]);
  1552. }
  1553. sc->lmc_txring[i - 1].buffer2 = virt_to_bus (&sc->lmc_txring[0]);
  1554. LMC_CSR_WRITE (sc, csr_txlist, virt_to_bus (sc->lmc_txring));
  1555. lmc_trace(sc->lmc_device, "lmc_softreset out");
  1556. }
  1557. void lmc_gpio_mkinput(lmc_softc_t * const sc, u32 bits) /*fold00*/
  1558. {
  1559. lmc_trace(sc->lmc_device, "lmc_gpio_mkinput in");
  1560. sc->lmc_gpio_io &= ~bits;
  1561. LMC_CSR_WRITE(sc, csr_gp, TULIP_GP_PINSET | (sc->lmc_gpio_io));
  1562. lmc_trace(sc->lmc_device, "lmc_gpio_mkinput out");
  1563. }
  1564. void lmc_gpio_mkoutput(lmc_softc_t * const sc, u32 bits) /*fold00*/
  1565. {
  1566. lmc_trace(sc->lmc_device, "lmc_gpio_mkoutput in");
  1567. sc->lmc_gpio_io |= bits;
  1568. LMC_CSR_WRITE(sc, csr_gp, TULIP_GP_PINSET | (sc->lmc_gpio_io));
  1569. lmc_trace(sc->lmc_device, "lmc_gpio_mkoutput out");
  1570. }
  1571. void lmc_led_on(lmc_softc_t * const sc, u32 led) /*fold00*/
  1572. {
  1573. lmc_trace(sc->lmc_device, "lmc_led_on in");
  1574. if((~sc->lmc_miireg16) & led){ /* Already on! */
  1575. lmc_trace(sc->lmc_device, "lmc_led_on aon out");
  1576. return;
  1577. }
  1578. sc->lmc_miireg16 &= ~led;
  1579. lmc_mii_writereg(sc, 0, 16, sc->lmc_miireg16);
  1580. lmc_trace(sc->lmc_device, "lmc_led_on out");
  1581. }
  1582. void lmc_led_off(lmc_softc_t * const sc, u32 led) /*fold00*/
  1583. {
  1584. lmc_trace(sc->lmc_device, "lmc_led_off in");
  1585. if(sc->lmc_miireg16 & led){ /* Already set don't do anything */
  1586. lmc_trace(sc->lmc_device, "lmc_led_off aoff out");
  1587. return;
  1588. }
  1589. sc->lmc_miireg16 |= led;
  1590. lmc_mii_writereg(sc, 0, 16, sc->lmc_miireg16);
  1591. lmc_trace(sc->lmc_device, "lmc_led_off out");
  1592. }
  1593. static void lmc_reset(lmc_softc_t * const sc) /*fold00*/
  1594. {
  1595. lmc_trace(sc->lmc_device, "lmc_reset in");
  1596. sc->lmc_miireg16 |= LMC_MII16_FIFO_RESET;
  1597. lmc_mii_writereg(sc, 0, 16, sc->lmc_miireg16);
  1598. sc->lmc_miireg16 &= ~LMC_MII16_FIFO_RESET;
  1599. lmc_mii_writereg(sc, 0, 16, sc->lmc_miireg16);
  1600. /*
  1601. * make some of the GPIO pins be outputs
  1602. */
  1603. lmc_gpio_mkoutput(sc, LMC_GEP_RESET);
  1604. /*
  1605. * RESET low to force state reset. This also forces
  1606. * the transmitter clock to be internal, but we expect to reset
  1607. * that later anyway.
  1608. */
  1609. sc->lmc_gpio &= ~(LMC_GEP_RESET);
  1610. LMC_CSR_WRITE(sc, csr_gp, sc->lmc_gpio);
  1611. /*
  1612. * hold for more than 10 microseconds
  1613. */
  1614. udelay(50);
  1615. /*
  1616. * stop driving Xilinx-related signals
  1617. */
  1618. lmc_gpio_mkinput(sc, LMC_GEP_RESET);
  1619. /*
  1620. * Call media specific init routine
  1621. */
  1622. sc->lmc_media->init(sc);
  1623. sc->extra_stats.resetCount++;
  1624. lmc_trace(sc->lmc_device, "lmc_reset out");
  1625. }
  1626. static void lmc_dec_reset(lmc_softc_t * const sc) /*fold00*/
  1627. {
  1628. u32 val;
  1629. lmc_trace(sc->lmc_device, "lmc_dec_reset in");
  1630. /*
  1631. * disable all interrupts
  1632. */
  1633. sc->lmc_intrmask = 0;
  1634. LMC_CSR_WRITE(sc, csr_intr, sc->lmc_intrmask);
  1635. /*
  1636. * Reset the chip with a software reset command.
  1637. * Wait 10 microseconds (actually 50 PCI cycles but at
  1638. * 33MHz that comes to two microseconds but wait a
  1639. * bit longer anyways)
  1640. */
  1641. LMC_CSR_WRITE(sc, csr_busmode, TULIP_BUSMODE_SWRESET);
  1642. udelay(25);
  1643. #ifdef __sparc__
  1644. sc->lmc_busmode = LMC_CSR_READ(sc, csr_busmode);
  1645. sc->lmc_busmode = 0x00100000;
  1646. sc->lmc_busmode &= ~TULIP_BUSMODE_SWRESET;
  1647. LMC_CSR_WRITE(sc, csr_busmode, sc->lmc_busmode);
  1648. #endif
  1649. sc->lmc_cmdmode = LMC_CSR_READ(sc, csr_command);
  1650. /*
  1651. * We want:
  1652. * no ethernet address in frames we write
  1653. * disable padding (txdesc, padding disable)
  1654. * ignore runt frames (rdes0 bit 15)
  1655. * no receiver watchdog or transmitter jabber timer
  1656. * (csr15 bit 0,14 == 1)
  1657. * if using 16-bit CRC, turn off CRC (trans desc, crc disable)
  1658. */
  1659. sc->lmc_cmdmode |= ( TULIP_CMD_PROMISCUOUS
  1660. | TULIP_CMD_FULLDUPLEX
  1661. | TULIP_CMD_PASSBADPKT
  1662. | TULIP_CMD_NOHEARTBEAT
  1663. | TULIP_CMD_PORTSELECT
  1664. | TULIP_CMD_RECEIVEALL
  1665. | TULIP_CMD_MUSTBEONE
  1666. );
  1667. sc->lmc_cmdmode &= ~( TULIP_CMD_OPERMODE
  1668. | TULIP_CMD_THRESHOLDCTL
  1669. | TULIP_CMD_STOREFWD
  1670. | TULIP_CMD_TXTHRSHLDCTL
  1671. );
  1672. LMC_CSR_WRITE(sc, csr_command, sc->lmc_cmdmode);
  1673. /*
  1674. * disable receiver watchdog and transmit jabber
  1675. */
  1676. val = LMC_CSR_READ(sc, csr_sia_general);
  1677. val |= (TULIP_WATCHDOG_TXDISABLE | TULIP_WATCHDOG_RXDISABLE);
  1678. LMC_CSR_WRITE(sc, csr_sia_general, val);
  1679. lmc_trace(sc->lmc_device, "lmc_dec_reset out");
  1680. }
  1681. static void lmc_initcsrs(lmc_softc_t * const sc, lmc_csrptr_t csr_base, /*fold00*/
  1682. size_t csr_size)
  1683. {
  1684. lmc_trace(sc->lmc_device, "lmc_initcsrs in");
  1685. sc->lmc_csrs.csr_busmode = csr_base + 0 * csr_size;
  1686. sc->lmc_csrs.csr_txpoll = csr_base + 1 * csr_size;
  1687. sc->lmc_csrs.csr_rxpoll = csr_base + 2 * csr_size;
  1688. sc->lmc_csrs.csr_rxlist = csr_base + 3 * csr_size;
  1689. sc->lmc_csrs.csr_txlist = csr_base + 4 * csr_size;
  1690. sc->lmc_csrs.csr_status = csr_base + 5 * csr_size;
  1691. sc->lmc_csrs.csr_command = csr_base + 6 * csr_size;
  1692. sc->lmc_csrs.csr_intr = csr_base + 7 * csr_size;
  1693. sc->lmc_csrs.csr_missed_frames = csr_base + 8 * csr_size;
  1694. sc->lmc_csrs.csr_9 = csr_base + 9 * csr_size;
  1695. sc->lmc_csrs.csr_10 = csr_base + 10 * csr_size;
  1696. sc->lmc_csrs.csr_11 = csr_base + 11 * csr_size;
  1697. sc->lmc_csrs.csr_12 = csr_base + 12 * csr_size;
  1698. sc->lmc_csrs.csr_13 = csr_base + 13 * csr_size;
  1699. sc->lmc_csrs.csr_14 = csr_base + 14 * csr_size;
  1700. sc->lmc_csrs.csr_15 = csr_base + 15 * csr_size;
  1701. lmc_trace(sc->lmc_device, "lmc_initcsrs out");
  1702. }
  1703. static void lmc_driver_timeout(struct net_device *dev)
  1704. {
  1705. lmc_softc_t *sc = dev_to_sc(dev);
  1706. u32 csr6;
  1707. unsigned long flags;
  1708. lmc_trace(dev, "lmc_driver_timeout in");
  1709. spin_lock_irqsave(&sc->lmc_lock, flags);
  1710. printk("%s: Xmitter busy|\n", dev->name);
  1711. sc->extra_stats.tx_tbusy_calls++;
  1712. if (jiffies - dev_trans_start(dev) < TX_TIMEOUT)
  1713. goto bug_out;
  1714. /*
  1715. * Chip seems to have locked up
  1716. * Reset it
  1717. * This whips out all our decriptor
  1718. * table and starts from scartch
  1719. */
  1720. LMC_EVENT_LOG(LMC_EVENT_XMTPRCTMO,
  1721. LMC_CSR_READ (sc, csr_status),
  1722. sc->extra_stats.tx_ProcTimeout);
  1723. lmc_running_reset (dev);
  1724. LMC_EVENT_LOG(LMC_EVENT_RESET1, LMC_CSR_READ (sc, csr_status), 0);
  1725. LMC_EVENT_LOG(LMC_EVENT_RESET2,
  1726. lmc_mii_readreg (sc, 0, 16),
  1727. lmc_mii_readreg (sc, 0, 17));
  1728. /* restart the tx processes */
  1729. csr6 = LMC_CSR_READ (sc, csr_command);
  1730. LMC_CSR_WRITE (sc, csr_command, csr6 | 0x0002);
  1731. LMC_CSR_WRITE (sc, csr_command, csr6 | 0x2002);
  1732. /* immediate transmit */
  1733. LMC_CSR_WRITE (sc, csr_txpoll, 0);
  1734. sc->lmc_device->stats.tx_errors++;
  1735. sc->extra_stats.tx_ProcTimeout++; /* -baz */
  1736. dev->trans_start = jiffies; /* prevent tx timeout */
  1737. bug_out:
  1738. spin_unlock_irqrestore(&sc->lmc_lock, flags);
  1739. lmc_trace(dev, "lmc_driver_timout out");
  1740. }