smsc75xx.c 56 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282
  1. /***************************************************************************
  2. *
  3. * Copyright (C) 2007-2010 SMSC
  4. *
  5. * This program is free software; you can redistribute it and/or
  6. * modify it under the terms of the GNU General Public License
  7. * as published by the Free Software Foundation; either version 2
  8. * of the License, or (at your option) any later version.
  9. *
  10. * This program is distributed in the hope that it will be useful,
  11. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  12. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  13. * GNU General Public License for more details.
  14. *
  15. * You should have received a copy of the GNU General Public License
  16. * along with this program; if not, write to the Free Software
  17. * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
  18. *
  19. *****************************************************************************/
  20. #include <linux/module.h>
  21. #include <linux/kmod.h>
  22. #include <linux/init.h>
  23. #include <linux/netdevice.h>
  24. #include <linux/etherdevice.h>
  25. #include <linux/ethtool.h>
  26. #include <linux/mii.h>
  27. #include <linux/usb.h>
  28. #include <linux/bitrev.h>
  29. #include <linux/crc16.h>
  30. #include <linux/crc32.h>
  31. #include <linux/usb/usbnet.h>
  32. #include <linux/slab.h>
  33. #include "smsc75xx.h"
  34. #define SMSC_CHIPNAME "smsc75xx"
  35. #define SMSC_DRIVER_VERSION "1.0.0"
  36. #define HS_USB_PKT_SIZE (512)
  37. #define FS_USB_PKT_SIZE (64)
  38. #define DEFAULT_HS_BURST_CAP_SIZE (16 * 1024 + 5 * HS_USB_PKT_SIZE)
  39. #define DEFAULT_FS_BURST_CAP_SIZE (6 * 1024 + 33 * FS_USB_PKT_SIZE)
  40. #define DEFAULT_BULK_IN_DELAY (0x00002000)
  41. #define MAX_SINGLE_PACKET_SIZE (9000)
  42. #define LAN75XX_EEPROM_MAGIC (0x7500)
  43. #define EEPROM_MAC_OFFSET (0x01)
  44. #define DEFAULT_TX_CSUM_ENABLE (true)
  45. #define DEFAULT_RX_CSUM_ENABLE (true)
  46. #define DEFAULT_TSO_ENABLE (true)
  47. #define SMSC75XX_INTERNAL_PHY_ID (1)
  48. #define SMSC75XX_TX_OVERHEAD (8)
  49. #define MAX_RX_FIFO_SIZE (20 * 1024)
  50. #define MAX_TX_FIFO_SIZE (12 * 1024)
  51. #define USB_VENDOR_ID_SMSC (0x0424)
  52. #define USB_PRODUCT_ID_LAN7500 (0x7500)
  53. #define USB_PRODUCT_ID_LAN7505 (0x7505)
  54. #define RXW_PADDING 2
  55. #define SUPPORTED_WAKE (WAKE_PHY | WAKE_UCAST | WAKE_BCAST | \
  56. WAKE_MCAST | WAKE_ARP | WAKE_MAGIC)
  57. #define SUSPEND_SUSPEND0 (0x01)
  58. #define SUSPEND_SUSPEND1 (0x02)
  59. #define SUSPEND_SUSPEND2 (0x04)
  60. #define SUSPEND_SUSPEND3 (0x08)
  61. #define SUSPEND_ALLMODES (SUSPEND_SUSPEND0 | SUSPEND_SUSPEND1 | \
  62. SUSPEND_SUSPEND2 | SUSPEND_SUSPEND3)
  63. struct smsc75xx_priv {
  64. struct usbnet *dev;
  65. u32 rfe_ctl;
  66. u32 wolopts;
  67. u32 multicast_hash_table[DP_SEL_VHF_HASH_LEN];
  68. struct mutex dataport_mutex;
  69. spinlock_t rfe_ctl_lock;
  70. struct work_struct set_multicast;
  71. u8 suspend_flags;
  72. };
  73. struct usb_context {
  74. struct usb_ctrlrequest req;
  75. struct usbnet *dev;
  76. };
  77. static bool turbo_mode = true;
  78. module_param(turbo_mode, bool, 0644);
  79. MODULE_PARM_DESC(turbo_mode, "Enable multiple frames per Rx transaction");
  80. static int __must_check __smsc75xx_read_reg(struct usbnet *dev, u32 index,
  81. u32 *data, int in_pm)
  82. {
  83. u32 buf;
  84. int ret;
  85. int (*fn)(struct usbnet *, u8, u8, u16, u16, void *, u16);
  86. BUG_ON(!dev);
  87. if (!in_pm)
  88. fn = usbnet_read_cmd;
  89. else
  90. fn = usbnet_read_cmd_nopm;
  91. ret = fn(dev, USB_VENDOR_REQUEST_READ_REGISTER, USB_DIR_IN
  92. | USB_TYPE_VENDOR | USB_RECIP_DEVICE,
  93. 0, index, &buf, 4);
  94. if (unlikely(ret < 0))
  95. netdev_warn(dev->net, "Failed to read reg index 0x%08x: %d\n",
  96. index, ret);
  97. le32_to_cpus(&buf);
  98. *data = buf;
  99. return ret;
  100. }
  101. static int __must_check __smsc75xx_write_reg(struct usbnet *dev, u32 index,
  102. u32 data, int in_pm)
  103. {
  104. u32 buf;
  105. int ret;
  106. int (*fn)(struct usbnet *, u8, u8, u16, u16, const void *, u16);
  107. BUG_ON(!dev);
  108. if (!in_pm)
  109. fn = usbnet_write_cmd;
  110. else
  111. fn = usbnet_write_cmd_nopm;
  112. buf = data;
  113. cpu_to_le32s(&buf);
  114. ret = fn(dev, USB_VENDOR_REQUEST_WRITE_REGISTER, USB_DIR_OUT
  115. | USB_TYPE_VENDOR | USB_RECIP_DEVICE,
  116. 0, index, &buf, 4);
  117. if (unlikely(ret < 0))
  118. netdev_warn(dev->net, "Failed to write reg index 0x%08x: %d\n",
  119. index, ret);
  120. return ret;
  121. }
  122. static int __must_check smsc75xx_read_reg_nopm(struct usbnet *dev, u32 index,
  123. u32 *data)
  124. {
  125. return __smsc75xx_read_reg(dev, index, data, 1);
  126. }
  127. static int __must_check smsc75xx_write_reg_nopm(struct usbnet *dev, u32 index,
  128. u32 data)
  129. {
  130. return __smsc75xx_write_reg(dev, index, data, 1);
  131. }
  132. static int __must_check smsc75xx_read_reg(struct usbnet *dev, u32 index,
  133. u32 *data)
  134. {
  135. return __smsc75xx_read_reg(dev, index, data, 0);
  136. }
  137. static int __must_check smsc75xx_write_reg(struct usbnet *dev, u32 index,
  138. u32 data)
  139. {
  140. return __smsc75xx_write_reg(dev, index, data, 0);
  141. }
  142. /* Loop until the read is completed with timeout
  143. * called with phy_mutex held */
  144. static __must_check int __smsc75xx_phy_wait_not_busy(struct usbnet *dev,
  145. int in_pm)
  146. {
  147. unsigned long start_time = jiffies;
  148. u32 val;
  149. int ret;
  150. do {
  151. ret = __smsc75xx_read_reg(dev, MII_ACCESS, &val, in_pm);
  152. if (ret < 0) {
  153. netdev_warn(dev->net, "Error reading MII_ACCESS\n");
  154. return ret;
  155. }
  156. if (!(val & MII_ACCESS_BUSY))
  157. return 0;
  158. } while (!time_after(jiffies, start_time + HZ));
  159. return -EIO;
  160. }
  161. static int __smsc75xx_mdio_read(struct net_device *netdev, int phy_id, int idx,
  162. int in_pm)
  163. {
  164. struct usbnet *dev = netdev_priv(netdev);
  165. u32 val, addr;
  166. int ret;
  167. mutex_lock(&dev->phy_mutex);
  168. /* confirm MII not busy */
  169. ret = __smsc75xx_phy_wait_not_busy(dev, in_pm);
  170. if (ret < 0) {
  171. netdev_warn(dev->net, "MII is busy in smsc75xx_mdio_read\n");
  172. goto done;
  173. }
  174. /* set the address, index & direction (read from PHY) */
  175. phy_id &= dev->mii.phy_id_mask;
  176. idx &= dev->mii.reg_num_mask;
  177. addr = ((phy_id << MII_ACCESS_PHY_ADDR_SHIFT) & MII_ACCESS_PHY_ADDR)
  178. | ((idx << MII_ACCESS_REG_ADDR_SHIFT) & MII_ACCESS_REG_ADDR)
  179. | MII_ACCESS_READ | MII_ACCESS_BUSY;
  180. ret = __smsc75xx_write_reg(dev, MII_ACCESS, addr, in_pm);
  181. if (ret < 0) {
  182. netdev_warn(dev->net, "Error writing MII_ACCESS\n");
  183. goto done;
  184. }
  185. ret = __smsc75xx_phy_wait_not_busy(dev, in_pm);
  186. if (ret < 0) {
  187. netdev_warn(dev->net, "Timed out reading MII reg %02X\n", idx);
  188. goto done;
  189. }
  190. ret = __smsc75xx_read_reg(dev, MII_DATA, &val, in_pm);
  191. if (ret < 0) {
  192. netdev_warn(dev->net, "Error reading MII_DATA\n");
  193. goto done;
  194. }
  195. ret = (u16)(val & 0xFFFF);
  196. done:
  197. mutex_unlock(&dev->phy_mutex);
  198. return ret;
  199. }
  200. static void __smsc75xx_mdio_write(struct net_device *netdev, int phy_id,
  201. int idx, int regval, int in_pm)
  202. {
  203. struct usbnet *dev = netdev_priv(netdev);
  204. u32 val, addr;
  205. int ret;
  206. mutex_lock(&dev->phy_mutex);
  207. /* confirm MII not busy */
  208. ret = __smsc75xx_phy_wait_not_busy(dev, in_pm);
  209. if (ret < 0) {
  210. netdev_warn(dev->net, "MII is busy in smsc75xx_mdio_write\n");
  211. goto done;
  212. }
  213. val = regval;
  214. ret = __smsc75xx_write_reg(dev, MII_DATA, val, in_pm);
  215. if (ret < 0) {
  216. netdev_warn(dev->net, "Error writing MII_DATA\n");
  217. goto done;
  218. }
  219. /* set the address, index & direction (write to PHY) */
  220. phy_id &= dev->mii.phy_id_mask;
  221. idx &= dev->mii.reg_num_mask;
  222. addr = ((phy_id << MII_ACCESS_PHY_ADDR_SHIFT) & MII_ACCESS_PHY_ADDR)
  223. | ((idx << MII_ACCESS_REG_ADDR_SHIFT) & MII_ACCESS_REG_ADDR)
  224. | MII_ACCESS_WRITE | MII_ACCESS_BUSY;
  225. ret = __smsc75xx_write_reg(dev, MII_ACCESS, addr, in_pm);
  226. if (ret < 0) {
  227. netdev_warn(dev->net, "Error writing MII_ACCESS\n");
  228. goto done;
  229. }
  230. ret = __smsc75xx_phy_wait_not_busy(dev, in_pm);
  231. if (ret < 0) {
  232. netdev_warn(dev->net, "Timed out writing MII reg %02X\n", idx);
  233. goto done;
  234. }
  235. done:
  236. mutex_unlock(&dev->phy_mutex);
  237. }
  238. static int smsc75xx_mdio_read_nopm(struct net_device *netdev, int phy_id,
  239. int idx)
  240. {
  241. return __smsc75xx_mdio_read(netdev, phy_id, idx, 1);
  242. }
  243. static void smsc75xx_mdio_write_nopm(struct net_device *netdev, int phy_id,
  244. int idx, int regval)
  245. {
  246. __smsc75xx_mdio_write(netdev, phy_id, idx, regval, 1);
  247. }
  248. static int smsc75xx_mdio_read(struct net_device *netdev, int phy_id, int idx)
  249. {
  250. return __smsc75xx_mdio_read(netdev, phy_id, idx, 0);
  251. }
  252. static void smsc75xx_mdio_write(struct net_device *netdev, int phy_id, int idx,
  253. int regval)
  254. {
  255. __smsc75xx_mdio_write(netdev, phy_id, idx, regval, 0);
  256. }
  257. static int smsc75xx_wait_eeprom(struct usbnet *dev)
  258. {
  259. unsigned long start_time = jiffies;
  260. u32 val;
  261. int ret;
  262. do {
  263. ret = smsc75xx_read_reg(dev, E2P_CMD, &val);
  264. if (ret < 0) {
  265. netdev_warn(dev->net, "Error reading E2P_CMD\n");
  266. return ret;
  267. }
  268. if (!(val & E2P_CMD_BUSY) || (val & E2P_CMD_TIMEOUT))
  269. break;
  270. udelay(40);
  271. } while (!time_after(jiffies, start_time + HZ));
  272. if (val & (E2P_CMD_TIMEOUT | E2P_CMD_BUSY)) {
  273. netdev_warn(dev->net, "EEPROM read operation timeout\n");
  274. return -EIO;
  275. }
  276. return 0;
  277. }
  278. static int smsc75xx_eeprom_confirm_not_busy(struct usbnet *dev)
  279. {
  280. unsigned long start_time = jiffies;
  281. u32 val;
  282. int ret;
  283. do {
  284. ret = smsc75xx_read_reg(dev, E2P_CMD, &val);
  285. if (ret < 0) {
  286. netdev_warn(dev->net, "Error reading E2P_CMD\n");
  287. return ret;
  288. }
  289. if (!(val & E2P_CMD_BUSY))
  290. return 0;
  291. udelay(40);
  292. } while (!time_after(jiffies, start_time + HZ));
  293. netdev_warn(dev->net, "EEPROM is busy\n");
  294. return -EIO;
  295. }
  296. static int smsc75xx_read_eeprom(struct usbnet *dev, u32 offset, u32 length,
  297. u8 *data)
  298. {
  299. u32 val;
  300. int i, ret;
  301. BUG_ON(!dev);
  302. BUG_ON(!data);
  303. ret = smsc75xx_eeprom_confirm_not_busy(dev);
  304. if (ret)
  305. return ret;
  306. for (i = 0; i < length; i++) {
  307. val = E2P_CMD_BUSY | E2P_CMD_READ | (offset & E2P_CMD_ADDR);
  308. ret = smsc75xx_write_reg(dev, E2P_CMD, val);
  309. if (ret < 0) {
  310. netdev_warn(dev->net, "Error writing E2P_CMD\n");
  311. return ret;
  312. }
  313. ret = smsc75xx_wait_eeprom(dev);
  314. if (ret < 0)
  315. return ret;
  316. ret = smsc75xx_read_reg(dev, E2P_DATA, &val);
  317. if (ret < 0) {
  318. netdev_warn(dev->net, "Error reading E2P_DATA\n");
  319. return ret;
  320. }
  321. data[i] = val & 0xFF;
  322. offset++;
  323. }
  324. return 0;
  325. }
  326. static int smsc75xx_write_eeprom(struct usbnet *dev, u32 offset, u32 length,
  327. u8 *data)
  328. {
  329. u32 val;
  330. int i, ret;
  331. BUG_ON(!dev);
  332. BUG_ON(!data);
  333. ret = smsc75xx_eeprom_confirm_not_busy(dev);
  334. if (ret)
  335. return ret;
  336. /* Issue write/erase enable command */
  337. val = E2P_CMD_BUSY | E2P_CMD_EWEN;
  338. ret = smsc75xx_write_reg(dev, E2P_CMD, val);
  339. if (ret < 0) {
  340. netdev_warn(dev->net, "Error writing E2P_CMD\n");
  341. return ret;
  342. }
  343. ret = smsc75xx_wait_eeprom(dev);
  344. if (ret < 0)
  345. return ret;
  346. for (i = 0; i < length; i++) {
  347. /* Fill data register */
  348. val = data[i];
  349. ret = smsc75xx_write_reg(dev, E2P_DATA, val);
  350. if (ret < 0) {
  351. netdev_warn(dev->net, "Error writing E2P_DATA\n");
  352. return ret;
  353. }
  354. /* Send "write" command */
  355. val = E2P_CMD_BUSY | E2P_CMD_WRITE | (offset & E2P_CMD_ADDR);
  356. ret = smsc75xx_write_reg(dev, E2P_CMD, val);
  357. if (ret < 0) {
  358. netdev_warn(dev->net, "Error writing E2P_CMD\n");
  359. return ret;
  360. }
  361. ret = smsc75xx_wait_eeprom(dev);
  362. if (ret < 0)
  363. return ret;
  364. offset++;
  365. }
  366. return 0;
  367. }
  368. static int smsc75xx_dataport_wait_not_busy(struct usbnet *dev)
  369. {
  370. int i, ret;
  371. for (i = 0; i < 100; i++) {
  372. u32 dp_sel;
  373. ret = smsc75xx_read_reg(dev, DP_SEL, &dp_sel);
  374. if (ret < 0) {
  375. netdev_warn(dev->net, "Error reading DP_SEL\n");
  376. return ret;
  377. }
  378. if (dp_sel & DP_SEL_DPRDY)
  379. return 0;
  380. udelay(40);
  381. }
  382. netdev_warn(dev->net, "smsc75xx_dataport_wait_not_busy timed out\n");
  383. return -EIO;
  384. }
  385. static int smsc75xx_dataport_write(struct usbnet *dev, u32 ram_select, u32 addr,
  386. u32 length, u32 *buf)
  387. {
  388. struct smsc75xx_priv *pdata = (struct smsc75xx_priv *)(dev->data[0]);
  389. u32 dp_sel;
  390. int i, ret;
  391. mutex_lock(&pdata->dataport_mutex);
  392. ret = smsc75xx_dataport_wait_not_busy(dev);
  393. if (ret < 0) {
  394. netdev_warn(dev->net, "smsc75xx_dataport_write busy on entry\n");
  395. goto done;
  396. }
  397. ret = smsc75xx_read_reg(dev, DP_SEL, &dp_sel);
  398. if (ret < 0) {
  399. netdev_warn(dev->net, "Error reading DP_SEL\n");
  400. goto done;
  401. }
  402. dp_sel &= ~DP_SEL_RSEL;
  403. dp_sel |= ram_select;
  404. ret = smsc75xx_write_reg(dev, DP_SEL, dp_sel);
  405. if (ret < 0) {
  406. netdev_warn(dev->net, "Error writing DP_SEL\n");
  407. goto done;
  408. }
  409. for (i = 0; i < length; i++) {
  410. ret = smsc75xx_write_reg(dev, DP_ADDR, addr + i);
  411. if (ret < 0) {
  412. netdev_warn(dev->net, "Error writing DP_ADDR\n");
  413. goto done;
  414. }
  415. ret = smsc75xx_write_reg(dev, DP_DATA, buf[i]);
  416. if (ret < 0) {
  417. netdev_warn(dev->net, "Error writing DP_DATA\n");
  418. goto done;
  419. }
  420. ret = smsc75xx_write_reg(dev, DP_CMD, DP_CMD_WRITE);
  421. if (ret < 0) {
  422. netdev_warn(dev->net, "Error writing DP_CMD\n");
  423. goto done;
  424. }
  425. ret = smsc75xx_dataport_wait_not_busy(dev);
  426. if (ret < 0) {
  427. netdev_warn(dev->net, "smsc75xx_dataport_write timeout\n");
  428. goto done;
  429. }
  430. }
  431. done:
  432. mutex_unlock(&pdata->dataport_mutex);
  433. return ret;
  434. }
  435. /* returns hash bit number for given MAC address */
  436. static u32 smsc75xx_hash(char addr[ETH_ALEN])
  437. {
  438. return (ether_crc(ETH_ALEN, addr) >> 23) & 0x1ff;
  439. }
  440. static void smsc75xx_deferred_multicast_write(struct work_struct *param)
  441. {
  442. struct smsc75xx_priv *pdata =
  443. container_of(param, struct smsc75xx_priv, set_multicast);
  444. struct usbnet *dev = pdata->dev;
  445. int ret;
  446. netif_dbg(dev, drv, dev->net, "deferred multicast write 0x%08x\n",
  447. pdata->rfe_ctl);
  448. smsc75xx_dataport_write(dev, DP_SEL_VHF, DP_SEL_VHF_VLAN_LEN,
  449. DP_SEL_VHF_HASH_LEN, pdata->multicast_hash_table);
  450. ret = smsc75xx_write_reg(dev, RFE_CTL, pdata->rfe_ctl);
  451. if (ret < 0)
  452. netdev_warn(dev->net, "Error writing RFE_CRL\n");
  453. }
  454. static void smsc75xx_set_multicast(struct net_device *netdev)
  455. {
  456. struct usbnet *dev = netdev_priv(netdev);
  457. struct smsc75xx_priv *pdata = (struct smsc75xx_priv *)(dev->data[0]);
  458. unsigned long flags;
  459. int i;
  460. spin_lock_irqsave(&pdata->rfe_ctl_lock, flags);
  461. pdata->rfe_ctl &=
  462. ~(RFE_CTL_AU | RFE_CTL_AM | RFE_CTL_DPF | RFE_CTL_MHF);
  463. pdata->rfe_ctl |= RFE_CTL_AB;
  464. for (i = 0; i < DP_SEL_VHF_HASH_LEN; i++)
  465. pdata->multicast_hash_table[i] = 0;
  466. if (dev->net->flags & IFF_PROMISC) {
  467. netif_dbg(dev, drv, dev->net, "promiscuous mode enabled\n");
  468. pdata->rfe_ctl |= RFE_CTL_AM | RFE_CTL_AU;
  469. } else if (dev->net->flags & IFF_ALLMULTI) {
  470. netif_dbg(dev, drv, dev->net, "receive all multicast enabled\n");
  471. pdata->rfe_ctl |= RFE_CTL_AM | RFE_CTL_DPF;
  472. } else if (!netdev_mc_empty(dev->net)) {
  473. struct netdev_hw_addr *ha;
  474. netif_dbg(dev, drv, dev->net, "receive multicast hash filter\n");
  475. pdata->rfe_ctl |= RFE_CTL_MHF | RFE_CTL_DPF;
  476. netdev_for_each_mc_addr(ha, netdev) {
  477. u32 bitnum = smsc75xx_hash(ha->addr);
  478. pdata->multicast_hash_table[bitnum / 32] |=
  479. (1 << (bitnum % 32));
  480. }
  481. } else {
  482. netif_dbg(dev, drv, dev->net, "receive own packets only\n");
  483. pdata->rfe_ctl |= RFE_CTL_DPF;
  484. }
  485. spin_unlock_irqrestore(&pdata->rfe_ctl_lock, flags);
  486. /* defer register writes to a sleepable context */
  487. schedule_work(&pdata->set_multicast);
  488. }
  489. static int smsc75xx_update_flowcontrol(struct usbnet *dev, u8 duplex,
  490. u16 lcladv, u16 rmtadv)
  491. {
  492. u32 flow = 0, fct_flow = 0;
  493. int ret;
  494. if (duplex == DUPLEX_FULL) {
  495. u8 cap = mii_resolve_flowctrl_fdx(lcladv, rmtadv);
  496. if (cap & FLOW_CTRL_TX) {
  497. flow = (FLOW_TX_FCEN | 0xFFFF);
  498. /* set fct_flow thresholds to 20% and 80% */
  499. fct_flow = (8 << 8) | 32;
  500. }
  501. if (cap & FLOW_CTRL_RX)
  502. flow |= FLOW_RX_FCEN;
  503. netif_dbg(dev, link, dev->net, "rx pause %s, tx pause %s\n",
  504. (cap & FLOW_CTRL_RX ? "enabled" : "disabled"),
  505. (cap & FLOW_CTRL_TX ? "enabled" : "disabled"));
  506. } else {
  507. netif_dbg(dev, link, dev->net, "half duplex\n");
  508. }
  509. ret = smsc75xx_write_reg(dev, FLOW, flow);
  510. if (ret < 0) {
  511. netdev_warn(dev->net, "Error writing FLOW\n");
  512. return ret;
  513. }
  514. ret = smsc75xx_write_reg(dev, FCT_FLOW, fct_flow);
  515. if (ret < 0) {
  516. netdev_warn(dev->net, "Error writing FCT_FLOW\n");
  517. return ret;
  518. }
  519. return 0;
  520. }
  521. static int smsc75xx_link_reset(struct usbnet *dev)
  522. {
  523. struct mii_if_info *mii = &dev->mii;
  524. struct ethtool_cmd ecmd = { .cmd = ETHTOOL_GSET };
  525. u16 lcladv, rmtadv;
  526. int ret;
  527. /* write to clear phy interrupt status */
  528. smsc75xx_mdio_write(dev->net, mii->phy_id, PHY_INT_SRC,
  529. PHY_INT_SRC_CLEAR_ALL);
  530. ret = smsc75xx_write_reg(dev, INT_STS, INT_STS_CLEAR_ALL);
  531. if (ret < 0) {
  532. netdev_warn(dev->net, "Error writing INT_STS\n");
  533. return ret;
  534. }
  535. mii_check_media(mii, 1, 1);
  536. mii_ethtool_gset(&dev->mii, &ecmd);
  537. lcladv = smsc75xx_mdio_read(dev->net, mii->phy_id, MII_ADVERTISE);
  538. rmtadv = smsc75xx_mdio_read(dev->net, mii->phy_id, MII_LPA);
  539. netif_dbg(dev, link, dev->net, "speed: %u duplex: %d lcladv: %04x rmtadv: %04x\n",
  540. ethtool_cmd_speed(&ecmd), ecmd.duplex, lcladv, rmtadv);
  541. return smsc75xx_update_flowcontrol(dev, ecmd.duplex, lcladv, rmtadv);
  542. }
  543. static void smsc75xx_status(struct usbnet *dev, struct urb *urb)
  544. {
  545. u32 intdata;
  546. if (urb->actual_length != 4) {
  547. netdev_warn(dev->net, "unexpected urb length %d\n",
  548. urb->actual_length);
  549. return;
  550. }
  551. memcpy(&intdata, urb->transfer_buffer, 4);
  552. le32_to_cpus(&intdata);
  553. netif_dbg(dev, link, dev->net, "intdata: 0x%08X\n", intdata);
  554. if (intdata & INT_ENP_PHY_INT)
  555. usbnet_defer_kevent(dev, EVENT_LINK_RESET);
  556. else
  557. netdev_warn(dev->net, "unexpected interrupt, intdata=0x%08X\n",
  558. intdata);
  559. }
  560. static int smsc75xx_ethtool_get_eeprom_len(struct net_device *net)
  561. {
  562. return MAX_EEPROM_SIZE;
  563. }
  564. static int smsc75xx_ethtool_get_eeprom(struct net_device *netdev,
  565. struct ethtool_eeprom *ee, u8 *data)
  566. {
  567. struct usbnet *dev = netdev_priv(netdev);
  568. ee->magic = LAN75XX_EEPROM_MAGIC;
  569. return smsc75xx_read_eeprom(dev, ee->offset, ee->len, data);
  570. }
  571. static int smsc75xx_ethtool_set_eeprom(struct net_device *netdev,
  572. struct ethtool_eeprom *ee, u8 *data)
  573. {
  574. struct usbnet *dev = netdev_priv(netdev);
  575. if (ee->magic != LAN75XX_EEPROM_MAGIC) {
  576. netdev_warn(dev->net, "EEPROM: magic value mismatch: 0x%x\n",
  577. ee->magic);
  578. return -EINVAL;
  579. }
  580. return smsc75xx_write_eeprom(dev, ee->offset, ee->len, data);
  581. }
  582. static void smsc75xx_ethtool_get_wol(struct net_device *net,
  583. struct ethtool_wolinfo *wolinfo)
  584. {
  585. struct usbnet *dev = netdev_priv(net);
  586. struct smsc75xx_priv *pdata = (struct smsc75xx_priv *)(dev->data[0]);
  587. wolinfo->supported = SUPPORTED_WAKE;
  588. wolinfo->wolopts = pdata->wolopts;
  589. }
  590. static int smsc75xx_ethtool_set_wol(struct net_device *net,
  591. struct ethtool_wolinfo *wolinfo)
  592. {
  593. struct usbnet *dev = netdev_priv(net);
  594. struct smsc75xx_priv *pdata = (struct smsc75xx_priv *)(dev->data[0]);
  595. int ret;
  596. pdata->wolopts = wolinfo->wolopts & SUPPORTED_WAKE;
  597. ret = device_set_wakeup_enable(&dev->udev->dev, pdata->wolopts);
  598. if (ret < 0)
  599. netdev_warn(dev->net, "device_set_wakeup_enable error %d\n", ret);
  600. return ret;
  601. }
  602. static const struct ethtool_ops smsc75xx_ethtool_ops = {
  603. .get_link = usbnet_get_link,
  604. .nway_reset = usbnet_nway_reset,
  605. .get_drvinfo = usbnet_get_drvinfo,
  606. .get_msglevel = usbnet_get_msglevel,
  607. .set_msglevel = usbnet_set_msglevel,
  608. .get_settings = usbnet_get_settings,
  609. .set_settings = usbnet_set_settings,
  610. .get_eeprom_len = smsc75xx_ethtool_get_eeprom_len,
  611. .get_eeprom = smsc75xx_ethtool_get_eeprom,
  612. .set_eeprom = smsc75xx_ethtool_set_eeprom,
  613. .get_wol = smsc75xx_ethtool_get_wol,
  614. .set_wol = smsc75xx_ethtool_set_wol,
  615. };
  616. static int smsc75xx_ioctl(struct net_device *netdev, struct ifreq *rq, int cmd)
  617. {
  618. struct usbnet *dev = netdev_priv(netdev);
  619. if (!netif_running(netdev))
  620. return -EINVAL;
  621. return generic_mii_ioctl(&dev->mii, if_mii(rq), cmd, NULL);
  622. }
  623. static void smsc75xx_init_mac_address(struct usbnet *dev)
  624. {
  625. /* try reading mac address from EEPROM */
  626. if (smsc75xx_read_eeprom(dev, EEPROM_MAC_OFFSET, ETH_ALEN,
  627. dev->net->dev_addr) == 0) {
  628. if (is_valid_ether_addr(dev->net->dev_addr)) {
  629. /* eeprom values are valid so use them */
  630. netif_dbg(dev, ifup, dev->net,
  631. "MAC address read from EEPROM\n");
  632. return;
  633. }
  634. }
  635. /* no eeprom, or eeprom values are invalid. generate random MAC */
  636. eth_hw_addr_random(dev->net);
  637. netif_dbg(dev, ifup, dev->net, "MAC address set to eth_random_addr\n");
  638. }
  639. static int smsc75xx_set_mac_address(struct usbnet *dev)
  640. {
  641. u32 addr_lo = dev->net->dev_addr[0] | dev->net->dev_addr[1] << 8 |
  642. dev->net->dev_addr[2] << 16 | dev->net->dev_addr[3] << 24;
  643. u32 addr_hi = dev->net->dev_addr[4] | dev->net->dev_addr[5] << 8;
  644. int ret = smsc75xx_write_reg(dev, RX_ADDRH, addr_hi);
  645. if (ret < 0) {
  646. netdev_warn(dev->net, "Failed to write RX_ADDRH: %d\n", ret);
  647. return ret;
  648. }
  649. ret = smsc75xx_write_reg(dev, RX_ADDRL, addr_lo);
  650. if (ret < 0) {
  651. netdev_warn(dev->net, "Failed to write RX_ADDRL: %d\n", ret);
  652. return ret;
  653. }
  654. addr_hi |= ADDR_FILTX_FB_VALID;
  655. ret = smsc75xx_write_reg(dev, ADDR_FILTX, addr_hi);
  656. if (ret < 0) {
  657. netdev_warn(dev->net, "Failed to write ADDR_FILTX: %d\n", ret);
  658. return ret;
  659. }
  660. ret = smsc75xx_write_reg(dev, ADDR_FILTX + 4, addr_lo);
  661. if (ret < 0)
  662. netdev_warn(dev->net, "Failed to write ADDR_FILTX+4: %d\n", ret);
  663. return ret;
  664. }
  665. static int smsc75xx_phy_initialize(struct usbnet *dev)
  666. {
  667. int bmcr, ret, timeout = 0;
  668. /* Initialize MII structure */
  669. dev->mii.dev = dev->net;
  670. dev->mii.mdio_read = smsc75xx_mdio_read;
  671. dev->mii.mdio_write = smsc75xx_mdio_write;
  672. dev->mii.phy_id_mask = 0x1f;
  673. dev->mii.reg_num_mask = 0x1f;
  674. dev->mii.supports_gmii = 1;
  675. dev->mii.phy_id = SMSC75XX_INTERNAL_PHY_ID;
  676. /* reset phy and wait for reset to complete */
  677. smsc75xx_mdio_write(dev->net, dev->mii.phy_id, MII_BMCR, BMCR_RESET);
  678. do {
  679. msleep(10);
  680. bmcr = smsc75xx_mdio_read(dev->net, dev->mii.phy_id, MII_BMCR);
  681. if (bmcr < 0) {
  682. netdev_warn(dev->net, "Error reading MII_BMCR\n");
  683. return bmcr;
  684. }
  685. timeout++;
  686. } while ((bmcr & BMCR_RESET) && (timeout < 100));
  687. if (timeout >= 100) {
  688. netdev_warn(dev->net, "timeout on PHY Reset\n");
  689. return -EIO;
  690. }
  691. smsc75xx_mdio_write(dev->net, dev->mii.phy_id, MII_ADVERTISE,
  692. ADVERTISE_ALL | ADVERTISE_CSMA | ADVERTISE_PAUSE_CAP |
  693. ADVERTISE_PAUSE_ASYM);
  694. smsc75xx_mdio_write(dev->net, dev->mii.phy_id, MII_CTRL1000,
  695. ADVERTISE_1000FULL);
  696. /* read and write to clear phy interrupt status */
  697. ret = smsc75xx_mdio_read(dev->net, dev->mii.phy_id, PHY_INT_SRC);
  698. if (ret < 0) {
  699. netdev_warn(dev->net, "Error reading PHY_INT_SRC\n");
  700. return ret;
  701. }
  702. smsc75xx_mdio_write(dev->net, dev->mii.phy_id, PHY_INT_SRC, 0xffff);
  703. smsc75xx_mdio_write(dev->net, dev->mii.phy_id, PHY_INT_MASK,
  704. PHY_INT_MASK_DEFAULT);
  705. mii_nway_restart(&dev->mii);
  706. netif_dbg(dev, ifup, dev->net, "phy initialised successfully\n");
  707. return 0;
  708. }
  709. static int smsc75xx_set_rx_max_frame_length(struct usbnet *dev, int size)
  710. {
  711. int ret = 0;
  712. u32 buf;
  713. bool rxenabled;
  714. ret = smsc75xx_read_reg(dev, MAC_RX, &buf);
  715. if (ret < 0) {
  716. netdev_warn(dev->net, "Failed to read MAC_RX: %d\n", ret);
  717. return ret;
  718. }
  719. rxenabled = ((buf & MAC_RX_RXEN) != 0);
  720. if (rxenabled) {
  721. buf &= ~MAC_RX_RXEN;
  722. ret = smsc75xx_write_reg(dev, MAC_RX, buf);
  723. if (ret < 0) {
  724. netdev_warn(dev->net, "Failed to write MAC_RX: %d\n", ret);
  725. return ret;
  726. }
  727. }
  728. /* add 4 to size for FCS */
  729. buf &= ~MAC_RX_MAX_SIZE;
  730. buf |= (((size + 4) << MAC_RX_MAX_SIZE_SHIFT) & MAC_RX_MAX_SIZE);
  731. ret = smsc75xx_write_reg(dev, MAC_RX, buf);
  732. if (ret < 0) {
  733. netdev_warn(dev->net, "Failed to write MAC_RX: %d\n", ret);
  734. return ret;
  735. }
  736. if (rxenabled) {
  737. buf |= MAC_RX_RXEN;
  738. ret = smsc75xx_write_reg(dev, MAC_RX, buf);
  739. if (ret < 0) {
  740. netdev_warn(dev->net, "Failed to write MAC_RX: %d\n", ret);
  741. return ret;
  742. }
  743. }
  744. return 0;
  745. }
  746. static int smsc75xx_change_mtu(struct net_device *netdev, int new_mtu)
  747. {
  748. struct usbnet *dev = netdev_priv(netdev);
  749. int ret = smsc75xx_set_rx_max_frame_length(dev, new_mtu);
  750. if (ret < 0) {
  751. netdev_warn(dev->net, "Failed to set mac rx frame length\n");
  752. return ret;
  753. }
  754. return usbnet_change_mtu(netdev, new_mtu);
  755. }
  756. /* Enable or disable Rx checksum offload engine */
  757. static int smsc75xx_set_features(struct net_device *netdev,
  758. netdev_features_t features)
  759. {
  760. struct usbnet *dev = netdev_priv(netdev);
  761. struct smsc75xx_priv *pdata = (struct smsc75xx_priv *)(dev->data[0]);
  762. unsigned long flags;
  763. int ret;
  764. spin_lock_irqsave(&pdata->rfe_ctl_lock, flags);
  765. if (features & NETIF_F_RXCSUM)
  766. pdata->rfe_ctl |= RFE_CTL_TCPUDP_CKM | RFE_CTL_IP_CKM;
  767. else
  768. pdata->rfe_ctl &= ~(RFE_CTL_TCPUDP_CKM | RFE_CTL_IP_CKM);
  769. spin_unlock_irqrestore(&pdata->rfe_ctl_lock, flags);
  770. /* it's racing here! */
  771. ret = smsc75xx_write_reg(dev, RFE_CTL, pdata->rfe_ctl);
  772. if (ret < 0)
  773. netdev_warn(dev->net, "Error writing RFE_CTL\n");
  774. return ret;
  775. }
  776. static int smsc75xx_wait_ready(struct usbnet *dev, int in_pm)
  777. {
  778. int timeout = 0;
  779. do {
  780. u32 buf;
  781. int ret;
  782. ret = __smsc75xx_read_reg(dev, PMT_CTL, &buf, in_pm);
  783. if (ret < 0) {
  784. netdev_warn(dev->net, "Failed to read PMT_CTL: %d\n", ret);
  785. return ret;
  786. }
  787. if (buf & PMT_CTL_DEV_RDY)
  788. return 0;
  789. msleep(10);
  790. timeout++;
  791. } while (timeout < 100);
  792. netdev_warn(dev->net, "timeout waiting for device ready\n");
  793. return -EIO;
  794. }
  795. static int smsc75xx_reset(struct usbnet *dev)
  796. {
  797. struct smsc75xx_priv *pdata = (struct smsc75xx_priv *)(dev->data[0]);
  798. u32 buf;
  799. int ret = 0, timeout;
  800. netif_dbg(dev, ifup, dev->net, "entering smsc75xx_reset\n");
  801. ret = smsc75xx_wait_ready(dev, 0);
  802. if (ret < 0) {
  803. netdev_warn(dev->net, "device not ready in smsc75xx_reset\n");
  804. return ret;
  805. }
  806. ret = smsc75xx_read_reg(dev, HW_CFG, &buf);
  807. if (ret < 0) {
  808. netdev_warn(dev->net, "Failed to read HW_CFG: %d\n", ret);
  809. return ret;
  810. }
  811. buf |= HW_CFG_LRST;
  812. ret = smsc75xx_write_reg(dev, HW_CFG, buf);
  813. if (ret < 0) {
  814. netdev_warn(dev->net, "Failed to write HW_CFG: %d\n", ret);
  815. return ret;
  816. }
  817. timeout = 0;
  818. do {
  819. msleep(10);
  820. ret = smsc75xx_read_reg(dev, HW_CFG, &buf);
  821. if (ret < 0) {
  822. netdev_warn(dev->net, "Failed to read HW_CFG: %d\n", ret);
  823. return ret;
  824. }
  825. timeout++;
  826. } while ((buf & HW_CFG_LRST) && (timeout < 100));
  827. if (timeout >= 100) {
  828. netdev_warn(dev->net, "timeout on completion of Lite Reset\n");
  829. return -EIO;
  830. }
  831. netif_dbg(dev, ifup, dev->net, "Lite reset complete, resetting PHY\n");
  832. ret = smsc75xx_read_reg(dev, PMT_CTL, &buf);
  833. if (ret < 0) {
  834. netdev_warn(dev->net, "Failed to read PMT_CTL: %d\n", ret);
  835. return ret;
  836. }
  837. buf |= PMT_CTL_PHY_RST;
  838. ret = smsc75xx_write_reg(dev, PMT_CTL, buf);
  839. if (ret < 0) {
  840. netdev_warn(dev->net, "Failed to write PMT_CTL: %d\n", ret);
  841. return ret;
  842. }
  843. timeout = 0;
  844. do {
  845. msleep(10);
  846. ret = smsc75xx_read_reg(dev, PMT_CTL, &buf);
  847. if (ret < 0) {
  848. netdev_warn(dev->net, "Failed to read PMT_CTL: %d\n", ret);
  849. return ret;
  850. }
  851. timeout++;
  852. } while ((buf & PMT_CTL_PHY_RST) && (timeout < 100));
  853. if (timeout >= 100) {
  854. netdev_warn(dev->net, "timeout waiting for PHY Reset\n");
  855. return -EIO;
  856. }
  857. netif_dbg(dev, ifup, dev->net, "PHY reset complete\n");
  858. ret = smsc75xx_set_mac_address(dev);
  859. if (ret < 0) {
  860. netdev_warn(dev->net, "Failed to set mac address\n");
  861. return ret;
  862. }
  863. netif_dbg(dev, ifup, dev->net, "MAC Address: %pM\n",
  864. dev->net->dev_addr);
  865. ret = smsc75xx_read_reg(dev, HW_CFG, &buf);
  866. if (ret < 0) {
  867. netdev_warn(dev->net, "Failed to read HW_CFG: %d\n", ret);
  868. return ret;
  869. }
  870. netif_dbg(dev, ifup, dev->net, "Read Value from HW_CFG : 0x%08x\n",
  871. buf);
  872. buf |= HW_CFG_BIR;
  873. ret = smsc75xx_write_reg(dev, HW_CFG, buf);
  874. if (ret < 0) {
  875. netdev_warn(dev->net, "Failed to write HW_CFG: %d\n", ret);
  876. return ret;
  877. }
  878. ret = smsc75xx_read_reg(dev, HW_CFG, &buf);
  879. if (ret < 0) {
  880. netdev_warn(dev->net, "Failed to read HW_CFG: %d\n", ret);
  881. return ret;
  882. }
  883. netif_dbg(dev, ifup, dev->net, "Read Value from HW_CFG after writing HW_CFG_BIR: 0x%08x\n",
  884. buf);
  885. if (!turbo_mode) {
  886. buf = 0;
  887. dev->rx_urb_size = MAX_SINGLE_PACKET_SIZE;
  888. } else if (dev->udev->speed == USB_SPEED_HIGH) {
  889. buf = DEFAULT_HS_BURST_CAP_SIZE / HS_USB_PKT_SIZE;
  890. dev->rx_urb_size = DEFAULT_HS_BURST_CAP_SIZE;
  891. } else {
  892. buf = DEFAULT_FS_BURST_CAP_SIZE / FS_USB_PKT_SIZE;
  893. dev->rx_urb_size = DEFAULT_FS_BURST_CAP_SIZE;
  894. }
  895. netif_dbg(dev, ifup, dev->net, "rx_urb_size=%ld\n",
  896. (ulong)dev->rx_urb_size);
  897. ret = smsc75xx_write_reg(dev, BURST_CAP, buf);
  898. if (ret < 0) {
  899. netdev_warn(dev->net, "Failed to write BURST_CAP: %d\n", ret);
  900. return ret;
  901. }
  902. ret = smsc75xx_read_reg(dev, BURST_CAP, &buf);
  903. if (ret < 0) {
  904. netdev_warn(dev->net, "Failed to read BURST_CAP: %d\n", ret);
  905. return ret;
  906. }
  907. netif_dbg(dev, ifup, dev->net,
  908. "Read Value from BURST_CAP after writing: 0x%08x\n", buf);
  909. ret = smsc75xx_write_reg(dev, BULK_IN_DLY, DEFAULT_BULK_IN_DELAY);
  910. if (ret < 0) {
  911. netdev_warn(dev->net, "Failed to write BULK_IN_DLY: %d\n", ret);
  912. return ret;
  913. }
  914. ret = smsc75xx_read_reg(dev, BULK_IN_DLY, &buf);
  915. if (ret < 0) {
  916. netdev_warn(dev->net, "Failed to read BULK_IN_DLY: %d\n", ret);
  917. return ret;
  918. }
  919. netif_dbg(dev, ifup, dev->net,
  920. "Read Value from BULK_IN_DLY after writing: 0x%08x\n", buf);
  921. if (turbo_mode) {
  922. ret = smsc75xx_read_reg(dev, HW_CFG, &buf);
  923. if (ret < 0) {
  924. netdev_warn(dev->net, "Failed to read HW_CFG: %d\n", ret);
  925. return ret;
  926. }
  927. netif_dbg(dev, ifup, dev->net, "HW_CFG: 0x%08x\n", buf);
  928. buf |= (HW_CFG_MEF | HW_CFG_BCE);
  929. ret = smsc75xx_write_reg(dev, HW_CFG, buf);
  930. if (ret < 0) {
  931. netdev_warn(dev->net, "Failed to write HW_CFG: %d\n", ret);
  932. return ret;
  933. }
  934. ret = smsc75xx_read_reg(dev, HW_CFG, &buf);
  935. if (ret < 0) {
  936. netdev_warn(dev->net, "Failed to read HW_CFG: %d\n", ret);
  937. return ret;
  938. }
  939. netif_dbg(dev, ifup, dev->net, "HW_CFG: 0x%08x\n", buf);
  940. }
  941. /* set FIFO sizes */
  942. buf = (MAX_RX_FIFO_SIZE - 512) / 512;
  943. ret = smsc75xx_write_reg(dev, FCT_RX_FIFO_END, buf);
  944. if (ret < 0) {
  945. netdev_warn(dev->net, "Failed to write FCT_RX_FIFO_END: %d\n", ret);
  946. return ret;
  947. }
  948. netif_dbg(dev, ifup, dev->net, "FCT_RX_FIFO_END set to 0x%08x\n", buf);
  949. buf = (MAX_TX_FIFO_SIZE - 512) / 512;
  950. ret = smsc75xx_write_reg(dev, FCT_TX_FIFO_END, buf);
  951. if (ret < 0) {
  952. netdev_warn(dev->net, "Failed to write FCT_TX_FIFO_END: %d\n", ret);
  953. return ret;
  954. }
  955. netif_dbg(dev, ifup, dev->net, "FCT_TX_FIFO_END set to 0x%08x\n", buf);
  956. ret = smsc75xx_write_reg(dev, INT_STS, INT_STS_CLEAR_ALL);
  957. if (ret < 0) {
  958. netdev_warn(dev->net, "Failed to write INT_STS: %d\n", ret);
  959. return ret;
  960. }
  961. ret = smsc75xx_read_reg(dev, ID_REV, &buf);
  962. if (ret < 0) {
  963. netdev_warn(dev->net, "Failed to read ID_REV: %d\n", ret);
  964. return ret;
  965. }
  966. netif_dbg(dev, ifup, dev->net, "ID_REV = 0x%08x\n", buf);
  967. ret = smsc75xx_read_reg(dev, E2P_CMD, &buf);
  968. if (ret < 0) {
  969. netdev_warn(dev->net, "Failed to read E2P_CMD: %d\n", ret);
  970. return ret;
  971. }
  972. /* only set default GPIO/LED settings if no EEPROM is detected */
  973. if (!(buf & E2P_CMD_LOADED)) {
  974. ret = smsc75xx_read_reg(dev, LED_GPIO_CFG, &buf);
  975. if (ret < 0) {
  976. netdev_warn(dev->net, "Failed to read LED_GPIO_CFG: %d\n", ret);
  977. return ret;
  978. }
  979. buf &= ~(LED_GPIO_CFG_LED2_FUN_SEL | LED_GPIO_CFG_LED10_FUN_SEL);
  980. buf |= LED_GPIO_CFG_LEDGPIO_EN | LED_GPIO_CFG_LED2_FUN_SEL;
  981. ret = smsc75xx_write_reg(dev, LED_GPIO_CFG, buf);
  982. if (ret < 0) {
  983. netdev_warn(dev->net, "Failed to write LED_GPIO_CFG: %d\n", ret);
  984. return ret;
  985. }
  986. }
  987. ret = smsc75xx_write_reg(dev, FLOW, 0);
  988. if (ret < 0) {
  989. netdev_warn(dev->net, "Failed to write FLOW: %d\n", ret);
  990. return ret;
  991. }
  992. ret = smsc75xx_write_reg(dev, FCT_FLOW, 0);
  993. if (ret < 0) {
  994. netdev_warn(dev->net, "Failed to write FCT_FLOW: %d\n", ret);
  995. return ret;
  996. }
  997. /* Don't need rfe_ctl_lock during initialisation */
  998. ret = smsc75xx_read_reg(dev, RFE_CTL, &pdata->rfe_ctl);
  999. if (ret < 0) {
  1000. netdev_warn(dev->net, "Failed to read RFE_CTL: %d\n", ret);
  1001. return ret;
  1002. }
  1003. pdata->rfe_ctl |= RFE_CTL_AB | RFE_CTL_DPF;
  1004. ret = smsc75xx_write_reg(dev, RFE_CTL, pdata->rfe_ctl);
  1005. if (ret < 0) {
  1006. netdev_warn(dev->net, "Failed to write RFE_CTL: %d\n", ret);
  1007. return ret;
  1008. }
  1009. ret = smsc75xx_read_reg(dev, RFE_CTL, &pdata->rfe_ctl);
  1010. if (ret < 0) {
  1011. netdev_warn(dev->net, "Failed to read RFE_CTL: %d\n", ret);
  1012. return ret;
  1013. }
  1014. netif_dbg(dev, ifup, dev->net, "RFE_CTL set to 0x%08x\n",
  1015. pdata->rfe_ctl);
  1016. /* Enable or disable checksum offload engines */
  1017. smsc75xx_set_features(dev->net, dev->net->features);
  1018. smsc75xx_set_multicast(dev->net);
  1019. ret = smsc75xx_phy_initialize(dev);
  1020. if (ret < 0) {
  1021. netdev_warn(dev->net, "Failed to initialize PHY: %d\n", ret);
  1022. return ret;
  1023. }
  1024. ret = smsc75xx_read_reg(dev, INT_EP_CTL, &buf);
  1025. if (ret < 0) {
  1026. netdev_warn(dev->net, "Failed to read INT_EP_CTL: %d\n", ret);
  1027. return ret;
  1028. }
  1029. /* enable PHY interrupts */
  1030. buf |= INT_ENP_PHY_INT;
  1031. ret = smsc75xx_write_reg(dev, INT_EP_CTL, buf);
  1032. if (ret < 0) {
  1033. netdev_warn(dev->net, "Failed to write INT_EP_CTL: %d\n", ret);
  1034. return ret;
  1035. }
  1036. /* allow mac to detect speed and duplex from phy */
  1037. ret = smsc75xx_read_reg(dev, MAC_CR, &buf);
  1038. if (ret < 0) {
  1039. netdev_warn(dev->net, "Failed to read MAC_CR: %d\n", ret);
  1040. return ret;
  1041. }
  1042. buf |= (MAC_CR_ADD | MAC_CR_ASD);
  1043. ret = smsc75xx_write_reg(dev, MAC_CR, buf);
  1044. if (ret < 0) {
  1045. netdev_warn(dev->net, "Failed to write MAC_CR: %d\n", ret);
  1046. return ret;
  1047. }
  1048. ret = smsc75xx_read_reg(dev, MAC_TX, &buf);
  1049. if (ret < 0) {
  1050. netdev_warn(dev->net, "Failed to read MAC_TX: %d\n", ret);
  1051. return ret;
  1052. }
  1053. buf |= MAC_TX_TXEN;
  1054. ret = smsc75xx_write_reg(dev, MAC_TX, buf);
  1055. if (ret < 0) {
  1056. netdev_warn(dev->net, "Failed to write MAC_TX: %d\n", ret);
  1057. return ret;
  1058. }
  1059. netif_dbg(dev, ifup, dev->net, "MAC_TX set to 0x%08x\n", buf);
  1060. ret = smsc75xx_read_reg(dev, FCT_TX_CTL, &buf);
  1061. if (ret < 0) {
  1062. netdev_warn(dev->net, "Failed to read FCT_TX_CTL: %d\n", ret);
  1063. return ret;
  1064. }
  1065. buf |= FCT_TX_CTL_EN;
  1066. ret = smsc75xx_write_reg(dev, FCT_TX_CTL, buf);
  1067. if (ret < 0) {
  1068. netdev_warn(dev->net, "Failed to write FCT_TX_CTL: %d\n", ret);
  1069. return ret;
  1070. }
  1071. netif_dbg(dev, ifup, dev->net, "FCT_TX_CTL set to 0x%08x\n", buf);
  1072. ret = smsc75xx_set_rx_max_frame_length(dev, 1514);
  1073. if (ret < 0) {
  1074. netdev_warn(dev->net, "Failed to set max rx frame length\n");
  1075. return ret;
  1076. }
  1077. ret = smsc75xx_read_reg(dev, MAC_RX, &buf);
  1078. if (ret < 0) {
  1079. netdev_warn(dev->net, "Failed to read MAC_RX: %d\n", ret);
  1080. return ret;
  1081. }
  1082. buf |= MAC_RX_RXEN;
  1083. ret = smsc75xx_write_reg(dev, MAC_RX, buf);
  1084. if (ret < 0) {
  1085. netdev_warn(dev->net, "Failed to write MAC_RX: %d\n", ret);
  1086. return ret;
  1087. }
  1088. netif_dbg(dev, ifup, dev->net, "MAC_RX set to 0x%08x\n", buf);
  1089. ret = smsc75xx_read_reg(dev, FCT_RX_CTL, &buf);
  1090. if (ret < 0) {
  1091. netdev_warn(dev->net, "Failed to read FCT_RX_CTL: %d\n", ret);
  1092. return ret;
  1093. }
  1094. buf |= FCT_RX_CTL_EN;
  1095. ret = smsc75xx_write_reg(dev, FCT_RX_CTL, buf);
  1096. if (ret < 0) {
  1097. netdev_warn(dev->net, "Failed to write FCT_RX_CTL: %d\n", ret);
  1098. return ret;
  1099. }
  1100. netif_dbg(dev, ifup, dev->net, "FCT_RX_CTL set to 0x%08x\n", buf);
  1101. netif_dbg(dev, ifup, dev->net, "smsc75xx_reset, return 0\n");
  1102. return 0;
  1103. }
  1104. static const struct net_device_ops smsc75xx_netdev_ops = {
  1105. .ndo_open = usbnet_open,
  1106. .ndo_stop = usbnet_stop,
  1107. .ndo_start_xmit = usbnet_start_xmit,
  1108. .ndo_tx_timeout = usbnet_tx_timeout,
  1109. .ndo_change_mtu = smsc75xx_change_mtu,
  1110. .ndo_set_mac_address = eth_mac_addr,
  1111. .ndo_validate_addr = eth_validate_addr,
  1112. .ndo_do_ioctl = smsc75xx_ioctl,
  1113. .ndo_set_rx_mode = smsc75xx_set_multicast,
  1114. .ndo_set_features = smsc75xx_set_features,
  1115. };
  1116. static int smsc75xx_bind(struct usbnet *dev, struct usb_interface *intf)
  1117. {
  1118. struct smsc75xx_priv *pdata = NULL;
  1119. int ret;
  1120. printk(KERN_INFO SMSC_CHIPNAME " v" SMSC_DRIVER_VERSION "\n");
  1121. ret = usbnet_get_endpoints(dev, intf);
  1122. if (ret < 0) {
  1123. netdev_warn(dev->net, "usbnet_get_endpoints failed: %d\n", ret);
  1124. return ret;
  1125. }
  1126. dev->data[0] = (unsigned long)kzalloc(sizeof(struct smsc75xx_priv),
  1127. GFP_KERNEL);
  1128. pdata = (struct smsc75xx_priv *)(dev->data[0]);
  1129. if (!pdata)
  1130. return -ENOMEM;
  1131. pdata->dev = dev;
  1132. spin_lock_init(&pdata->rfe_ctl_lock);
  1133. mutex_init(&pdata->dataport_mutex);
  1134. INIT_WORK(&pdata->set_multicast, smsc75xx_deferred_multicast_write);
  1135. if (DEFAULT_TX_CSUM_ENABLE) {
  1136. dev->net->features |= NETIF_F_IP_CSUM | NETIF_F_IPV6_CSUM;
  1137. if (DEFAULT_TSO_ENABLE)
  1138. dev->net->features |= NETIF_F_SG |
  1139. NETIF_F_TSO | NETIF_F_TSO6;
  1140. }
  1141. if (DEFAULT_RX_CSUM_ENABLE)
  1142. dev->net->features |= NETIF_F_RXCSUM;
  1143. dev->net->hw_features = NETIF_F_IP_CSUM | NETIF_F_IPV6_CSUM |
  1144. NETIF_F_SG | NETIF_F_TSO | NETIF_F_TSO6 | NETIF_F_RXCSUM;
  1145. ret = smsc75xx_wait_ready(dev, 0);
  1146. if (ret < 0) {
  1147. netdev_warn(dev->net, "device not ready in smsc75xx_bind\n");
  1148. return ret;
  1149. }
  1150. smsc75xx_init_mac_address(dev);
  1151. /* Init all registers */
  1152. ret = smsc75xx_reset(dev);
  1153. if (ret < 0) {
  1154. netdev_warn(dev->net, "smsc75xx_reset error %d\n", ret);
  1155. return ret;
  1156. }
  1157. dev->net->netdev_ops = &smsc75xx_netdev_ops;
  1158. dev->net->ethtool_ops = &smsc75xx_ethtool_ops;
  1159. dev->net->flags |= IFF_MULTICAST;
  1160. dev->net->hard_header_len += SMSC75XX_TX_OVERHEAD;
  1161. dev->hard_mtu = dev->net->mtu + dev->net->hard_header_len;
  1162. return 0;
  1163. }
  1164. static void smsc75xx_unbind(struct usbnet *dev, struct usb_interface *intf)
  1165. {
  1166. struct smsc75xx_priv *pdata = (struct smsc75xx_priv *)(dev->data[0]);
  1167. if (pdata) {
  1168. netif_dbg(dev, ifdown, dev->net, "free pdata\n");
  1169. kfree(pdata);
  1170. pdata = NULL;
  1171. dev->data[0] = 0;
  1172. }
  1173. }
  1174. static u16 smsc_crc(const u8 *buffer, size_t len)
  1175. {
  1176. return bitrev16(crc16(0xFFFF, buffer, len));
  1177. }
  1178. static int smsc75xx_write_wuff(struct usbnet *dev, int filter, u32 wuf_cfg,
  1179. u32 wuf_mask1)
  1180. {
  1181. int cfg_base = WUF_CFGX + filter * 4;
  1182. int mask_base = WUF_MASKX + filter * 16;
  1183. int ret;
  1184. ret = smsc75xx_write_reg(dev, cfg_base, wuf_cfg);
  1185. if (ret < 0) {
  1186. netdev_warn(dev->net, "Error writing WUF_CFGX\n");
  1187. return ret;
  1188. }
  1189. ret = smsc75xx_write_reg(dev, mask_base, wuf_mask1);
  1190. if (ret < 0) {
  1191. netdev_warn(dev->net, "Error writing WUF_MASKX\n");
  1192. return ret;
  1193. }
  1194. ret = smsc75xx_write_reg(dev, mask_base + 4, 0);
  1195. if (ret < 0) {
  1196. netdev_warn(dev->net, "Error writing WUF_MASKX\n");
  1197. return ret;
  1198. }
  1199. ret = smsc75xx_write_reg(dev, mask_base + 8, 0);
  1200. if (ret < 0) {
  1201. netdev_warn(dev->net, "Error writing WUF_MASKX\n");
  1202. return ret;
  1203. }
  1204. ret = smsc75xx_write_reg(dev, mask_base + 12, 0);
  1205. if (ret < 0) {
  1206. netdev_warn(dev->net, "Error writing WUF_MASKX\n");
  1207. return ret;
  1208. }
  1209. return 0;
  1210. }
  1211. static int smsc75xx_enter_suspend0(struct usbnet *dev)
  1212. {
  1213. struct smsc75xx_priv *pdata = (struct smsc75xx_priv *)(dev->data[0]);
  1214. u32 val;
  1215. int ret;
  1216. ret = smsc75xx_read_reg_nopm(dev, PMT_CTL, &val);
  1217. if (ret < 0) {
  1218. netdev_warn(dev->net, "Error reading PMT_CTL\n");
  1219. return ret;
  1220. }
  1221. val &= (~(PMT_CTL_SUS_MODE | PMT_CTL_PHY_RST));
  1222. val |= PMT_CTL_SUS_MODE_0 | PMT_CTL_WOL_EN | PMT_CTL_WUPS;
  1223. ret = smsc75xx_write_reg_nopm(dev, PMT_CTL, val);
  1224. if (ret < 0) {
  1225. netdev_warn(dev->net, "Error writing PMT_CTL\n");
  1226. return ret;
  1227. }
  1228. pdata->suspend_flags |= SUSPEND_SUSPEND0;
  1229. return 0;
  1230. }
  1231. static int smsc75xx_enter_suspend1(struct usbnet *dev)
  1232. {
  1233. struct smsc75xx_priv *pdata = (struct smsc75xx_priv *)(dev->data[0]);
  1234. u32 val;
  1235. int ret;
  1236. ret = smsc75xx_read_reg_nopm(dev, PMT_CTL, &val);
  1237. if (ret < 0) {
  1238. netdev_warn(dev->net, "Error reading PMT_CTL\n");
  1239. return ret;
  1240. }
  1241. val &= ~(PMT_CTL_SUS_MODE | PMT_CTL_WUPS | PMT_CTL_PHY_RST);
  1242. val |= PMT_CTL_SUS_MODE_1;
  1243. ret = smsc75xx_write_reg_nopm(dev, PMT_CTL, val);
  1244. if (ret < 0) {
  1245. netdev_warn(dev->net, "Error writing PMT_CTL\n");
  1246. return ret;
  1247. }
  1248. /* clear wol status, enable energy detection */
  1249. val &= ~PMT_CTL_WUPS;
  1250. val |= (PMT_CTL_WUPS_ED | PMT_CTL_ED_EN);
  1251. ret = smsc75xx_write_reg_nopm(dev, PMT_CTL, val);
  1252. if (ret < 0) {
  1253. netdev_warn(dev->net, "Error writing PMT_CTL\n");
  1254. return ret;
  1255. }
  1256. pdata->suspend_flags |= SUSPEND_SUSPEND1;
  1257. return 0;
  1258. }
  1259. static int smsc75xx_enter_suspend2(struct usbnet *dev)
  1260. {
  1261. struct smsc75xx_priv *pdata = (struct smsc75xx_priv *)(dev->data[0]);
  1262. u32 val;
  1263. int ret;
  1264. ret = smsc75xx_read_reg_nopm(dev, PMT_CTL, &val);
  1265. if (ret < 0) {
  1266. netdev_warn(dev->net, "Error reading PMT_CTL\n");
  1267. return ret;
  1268. }
  1269. val &= ~(PMT_CTL_SUS_MODE | PMT_CTL_WUPS | PMT_CTL_PHY_RST);
  1270. val |= PMT_CTL_SUS_MODE_2;
  1271. ret = smsc75xx_write_reg_nopm(dev, PMT_CTL, val);
  1272. if (ret < 0) {
  1273. netdev_warn(dev->net, "Error writing PMT_CTL\n");
  1274. return ret;
  1275. }
  1276. pdata->suspend_flags |= SUSPEND_SUSPEND2;
  1277. return 0;
  1278. }
  1279. static int smsc75xx_enter_suspend3(struct usbnet *dev)
  1280. {
  1281. struct smsc75xx_priv *pdata = (struct smsc75xx_priv *)(dev->data[0]);
  1282. u32 val;
  1283. int ret;
  1284. ret = smsc75xx_read_reg_nopm(dev, FCT_RX_CTL, &val);
  1285. if (ret < 0) {
  1286. netdev_warn(dev->net, "Error reading FCT_RX_CTL\n");
  1287. return ret;
  1288. }
  1289. if (val & FCT_RX_CTL_RXUSED) {
  1290. netdev_dbg(dev->net, "rx fifo not empty in autosuspend\n");
  1291. return -EBUSY;
  1292. }
  1293. ret = smsc75xx_read_reg_nopm(dev, PMT_CTL, &val);
  1294. if (ret < 0) {
  1295. netdev_warn(dev->net, "Error reading PMT_CTL\n");
  1296. return ret;
  1297. }
  1298. val &= ~(PMT_CTL_SUS_MODE | PMT_CTL_WUPS | PMT_CTL_PHY_RST);
  1299. val |= PMT_CTL_SUS_MODE_3 | PMT_CTL_RES_CLR_WKP_EN;
  1300. ret = smsc75xx_write_reg_nopm(dev, PMT_CTL, val);
  1301. if (ret < 0) {
  1302. netdev_warn(dev->net, "Error writing PMT_CTL\n");
  1303. return ret;
  1304. }
  1305. /* clear wol status */
  1306. val &= ~PMT_CTL_WUPS;
  1307. val |= PMT_CTL_WUPS_WOL;
  1308. ret = smsc75xx_write_reg_nopm(dev, PMT_CTL, val);
  1309. if (ret < 0) {
  1310. netdev_warn(dev->net, "Error writing PMT_CTL\n");
  1311. return ret;
  1312. }
  1313. pdata->suspend_flags |= SUSPEND_SUSPEND3;
  1314. return 0;
  1315. }
  1316. static int smsc75xx_enable_phy_wakeup_interrupts(struct usbnet *dev, u16 mask)
  1317. {
  1318. struct mii_if_info *mii = &dev->mii;
  1319. int ret;
  1320. netdev_dbg(dev->net, "enabling PHY wakeup interrupts\n");
  1321. /* read to clear */
  1322. ret = smsc75xx_mdio_read_nopm(dev->net, mii->phy_id, PHY_INT_SRC);
  1323. if (ret < 0) {
  1324. netdev_warn(dev->net, "Error reading PHY_INT_SRC\n");
  1325. return ret;
  1326. }
  1327. /* enable interrupt source */
  1328. ret = smsc75xx_mdio_read_nopm(dev->net, mii->phy_id, PHY_INT_MASK);
  1329. if (ret < 0) {
  1330. netdev_warn(dev->net, "Error reading PHY_INT_MASK\n");
  1331. return ret;
  1332. }
  1333. ret |= mask;
  1334. smsc75xx_mdio_write_nopm(dev->net, mii->phy_id, PHY_INT_MASK, ret);
  1335. return 0;
  1336. }
  1337. static int smsc75xx_link_ok_nopm(struct usbnet *dev)
  1338. {
  1339. struct mii_if_info *mii = &dev->mii;
  1340. int ret;
  1341. /* first, a dummy read, needed to latch some MII phys */
  1342. ret = smsc75xx_mdio_read_nopm(dev->net, mii->phy_id, MII_BMSR);
  1343. if (ret < 0) {
  1344. netdev_warn(dev->net, "Error reading MII_BMSR\n");
  1345. return ret;
  1346. }
  1347. ret = smsc75xx_mdio_read_nopm(dev->net, mii->phy_id, MII_BMSR);
  1348. if (ret < 0) {
  1349. netdev_warn(dev->net, "Error reading MII_BMSR\n");
  1350. return ret;
  1351. }
  1352. return !!(ret & BMSR_LSTATUS);
  1353. }
  1354. static int smsc75xx_autosuspend(struct usbnet *dev, u32 link_up)
  1355. {
  1356. int ret;
  1357. if (!netif_running(dev->net)) {
  1358. /* interface is ifconfig down so fully power down hw */
  1359. netdev_dbg(dev->net, "autosuspend entering SUSPEND2\n");
  1360. return smsc75xx_enter_suspend2(dev);
  1361. }
  1362. if (!link_up) {
  1363. /* link is down so enter EDPD mode */
  1364. netdev_dbg(dev->net, "autosuspend entering SUSPEND1\n");
  1365. /* enable PHY wakeup events for if cable is attached */
  1366. ret = smsc75xx_enable_phy_wakeup_interrupts(dev,
  1367. PHY_INT_MASK_ANEG_COMP);
  1368. if (ret < 0) {
  1369. netdev_warn(dev->net, "error enabling PHY wakeup ints\n");
  1370. return ret;
  1371. }
  1372. netdev_info(dev->net, "entering SUSPEND1 mode\n");
  1373. return smsc75xx_enter_suspend1(dev);
  1374. }
  1375. /* enable PHY wakeup events so we remote wakeup if cable is pulled */
  1376. ret = smsc75xx_enable_phy_wakeup_interrupts(dev,
  1377. PHY_INT_MASK_LINK_DOWN);
  1378. if (ret < 0) {
  1379. netdev_warn(dev->net, "error enabling PHY wakeup ints\n");
  1380. return ret;
  1381. }
  1382. netdev_dbg(dev->net, "autosuspend entering SUSPEND3\n");
  1383. return smsc75xx_enter_suspend3(dev);
  1384. }
  1385. static int smsc75xx_suspend(struct usb_interface *intf, pm_message_t message)
  1386. {
  1387. struct usbnet *dev = usb_get_intfdata(intf);
  1388. struct smsc75xx_priv *pdata = (struct smsc75xx_priv *)(dev->data[0]);
  1389. u32 val, link_up;
  1390. int ret;
  1391. ret = usbnet_suspend(intf, message);
  1392. if (ret < 0) {
  1393. netdev_warn(dev->net, "usbnet_suspend error\n");
  1394. return ret;
  1395. }
  1396. if (pdata->suspend_flags) {
  1397. netdev_warn(dev->net, "error during last resume\n");
  1398. pdata->suspend_flags = 0;
  1399. }
  1400. /* determine if link is up using only _nopm functions */
  1401. link_up = smsc75xx_link_ok_nopm(dev);
  1402. if (message.event == PM_EVENT_AUTO_SUSPEND) {
  1403. ret = smsc75xx_autosuspend(dev, link_up);
  1404. goto done;
  1405. }
  1406. /* if we get this far we're not autosuspending */
  1407. /* if no wol options set, or if link is down and we're not waking on
  1408. * PHY activity, enter lowest power SUSPEND2 mode
  1409. */
  1410. if (!(pdata->wolopts & SUPPORTED_WAKE) ||
  1411. !(link_up || (pdata->wolopts & WAKE_PHY))) {
  1412. netdev_info(dev->net, "entering SUSPEND2 mode\n");
  1413. /* disable energy detect (link up) & wake up events */
  1414. ret = smsc75xx_read_reg_nopm(dev, WUCSR, &val);
  1415. if (ret < 0) {
  1416. netdev_warn(dev->net, "Error reading WUCSR\n");
  1417. goto done;
  1418. }
  1419. val &= ~(WUCSR_MPEN | WUCSR_WUEN);
  1420. ret = smsc75xx_write_reg_nopm(dev, WUCSR, val);
  1421. if (ret < 0) {
  1422. netdev_warn(dev->net, "Error writing WUCSR\n");
  1423. goto done;
  1424. }
  1425. ret = smsc75xx_read_reg_nopm(dev, PMT_CTL, &val);
  1426. if (ret < 0) {
  1427. netdev_warn(dev->net, "Error reading PMT_CTL\n");
  1428. goto done;
  1429. }
  1430. val &= ~(PMT_CTL_ED_EN | PMT_CTL_WOL_EN);
  1431. ret = smsc75xx_write_reg_nopm(dev, PMT_CTL, val);
  1432. if (ret < 0) {
  1433. netdev_warn(dev->net, "Error writing PMT_CTL\n");
  1434. goto done;
  1435. }
  1436. ret = smsc75xx_enter_suspend2(dev);
  1437. goto done;
  1438. }
  1439. if (pdata->wolopts & WAKE_PHY) {
  1440. ret = smsc75xx_enable_phy_wakeup_interrupts(dev,
  1441. (PHY_INT_MASK_ANEG_COMP | PHY_INT_MASK_LINK_DOWN));
  1442. if (ret < 0) {
  1443. netdev_warn(dev->net, "error enabling PHY wakeup ints\n");
  1444. goto done;
  1445. }
  1446. /* if link is down then configure EDPD and enter SUSPEND1,
  1447. * otherwise enter SUSPEND0 below
  1448. */
  1449. if (!link_up) {
  1450. struct mii_if_info *mii = &dev->mii;
  1451. netdev_info(dev->net, "entering SUSPEND1 mode\n");
  1452. /* enable energy detect power-down mode */
  1453. ret = smsc75xx_mdio_read_nopm(dev->net, mii->phy_id,
  1454. PHY_MODE_CTRL_STS);
  1455. if (ret < 0) {
  1456. netdev_warn(dev->net, "Error reading PHY_MODE_CTRL_STS\n");
  1457. goto done;
  1458. }
  1459. ret |= MODE_CTRL_STS_EDPWRDOWN;
  1460. smsc75xx_mdio_write_nopm(dev->net, mii->phy_id,
  1461. PHY_MODE_CTRL_STS, ret);
  1462. /* enter SUSPEND1 mode */
  1463. ret = smsc75xx_enter_suspend1(dev);
  1464. goto done;
  1465. }
  1466. }
  1467. if (pdata->wolopts & (WAKE_MCAST | WAKE_ARP)) {
  1468. int i, filter = 0;
  1469. /* disable all filters */
  1470. for (i = 0; i < WUF_NUM; i++) {
  1471. ret = smsc75xx_write_reg_nopm(dev, WUF_CFGX + i * 4, 0);
  1472. if (ret < 0) {
  1473. netdev_warn(dev->net, "Error writing WUF_CFGX\n");
  1474. goto done;
  1475. }
  1476. }
  1477. if (pdata->wolopts & WAKE_MCAST) {
  1478. const u8 mcast[] = {0x01, 0x00, 0x5E};
  1479. netdev_info(dev->net, "enabling multicast detection\n");
  1480. val = WUF_CFGX_EN | WUF_CFGX_ATYPE_MULTICAST
  1481. | smsc_crc(mcast, 3);
  1482. ret = smsc75xx_write_wuff(dev, filter++, val, 0x0007);
  1483. if (ret < 0) {
  1484. netdev_warn(dev->net, "Error writing wakeup filter\n");
  1485. goto done;
  1486. }
  1487. }
  1488. if (pdata->wolopts & WAKE_ARP) {
  1489. const u8 arp[] = {0x08, 0x06};
  1490. netdev_info(dev->net, "enabling ARP detection\n");
  1491. val = WUF_CFGX_EN | WUF_CFGX_ATYPE_ALL | (0x0C << 16)
  1492. | smsc_crc(arp, 2);
  1493. ret = smsc75xx_write_wuff(dev, filter++, val, 0x0003);
  1494. if (ret < 0) {
  1495. netdev_warn(dev->net, "Error writing wakeup filter\n");
  1496. goto done;
  1497. }
  1498. }
  1499. /* clear any pending pattern match packet status */
  1500. ret = smsc75xx_read_reg_nopm(dev, WUCSR, &val);
  1501. if (ret < 0) {
  1502. netdev_warn(dev->net, "Error reading WUCSR\n");
  1503. goto done;
  1504. }
  1505. val |= WUCSR_WUFR;
  1506. ret = smsc75xx_write_reg_nopm(dev, WUCSR, val);
  1507. if (ret < 0) {
  1508. netdev_warn(dev->net, "Error writing WUCSR\n");
  1509. goto done;
  1510. }
  1511. netdev_info(dev->net, "enabling packet match detection\n");
  1512. ret = smsc75xx_read_reg_nopm(dev, WUCSR, &val);
  1513. if (ret < 0) {
  1514. netdev_warn(dev->net, "Error reading WUCSR\n");
  1515. goto done;
  1516. }
  1517. val |= WUCSR_WUEN;
  1518. ret = smsc75xx_write_reg_nopm(dev, WUCSR, val);
  1519. if (ret < 0) {
  1520. netdev_warn(dev->net, "Error writing WUCSR\n");
  1521. goto done;
  1522. }
  1523. } else {
  1524. netdev_info(dev->net, "disabling packet match detection\n");
  1525. ret = smsc75xx_read_reg_nopm(dev, WUCSR, &val);
  1526. if (ret < 0) {
  1527. netdev_warn(dev->net, "Error reading WUCSR\n");
  1528. goto done;
  1529. }
  1530. val &= ~WUCSR_WUEN;
  1531. ret = smsc75xx_write_reg_nopm(dev, WUCSR, val);
  1532. if (ret < 0) {
  1533. netdev_warn(dev->net, "Error writing WUCSR\n");
  1534. goto done;
  1535. }
  1536. }
  1537. /* disable magic, bcast & unicast wakeup sources */
  1538. ret = smsc75xx_read_reg_nopm(dev, WUCSR, &val);
  1539. if (ret < 0) {
  1540. netdev_warn(dev->net, "Error reading WUCSR\n");
  1541. goto done;
  1542. }
  1543. val &= ~(WUCSR_MPEN | WUCSR_BCST_EN | WUCSR_PFDA_EN);
  1544. ret = smsc75xx_write_reg_nopm(dev, WUCSR, val);
  1545. if (ret < 0) {
  1546. netdev_warn(dev->net, "Error writing WUCSR\n");
  1547. goto done;
  1548. }
  1549. if (pdata->wolopts & WAKE_PHY) {
  1550. netdev_info(dev->net, "enabling PHY wakeup\n");
  1551. ret = smsc75xx_read_reg_nopm(dev, PMT_CTL, &val);
  1552. if (ret < 0) {
  1553. netdev_warn(dev->net, "Error reading PMT_CTL\n");
  1554. goto done;
  1555. }
  1556. /* clear wol status, enable energy detection */
  1557. val &= ~PMT_CTL_WUPS;
  1558. val |= (PMT_CTL_WUPS_ED | PMT_CTL_ED_EN);
  1559. ret = smsc75xx_write_reg_nopm(dev, PMT_CTL, val);
  1560. if (ret < 0) {
  1561. netdev_warn(dev->net, "Error writing PMT_CTL\n");
  1562. goto done;
  1563. }
  1564. }
  1565. if (pdata->wolopts & WAKE_MAGIC) {
  1566. netdev_info(dev->net, "enabling magic packet wakeup\n");
  1567. ret = smsc75xx_read_reg_nopm(dev, WUCSR, &val);
  1568. if (ret < 0) {
  1569. netdev_warn(dev->net, "Error reading WUCSR\n");
  1570. goto done;
  1571. }
  1572. /* clear any pending magic packet status */
  1573. val |= WUCSR_MPR | WUCSR_MPEN;
  1574. ret = smsc75xx_write_reg_nopm(dev, WUCSR, val);
  1575. if (ret < 0) {
  1576. netdev_warn(dev->net, "Error writing WUCSR\n");
  1577. goto done;
  1578. }
  1579. }
  1580. if (pdata->wolopts & WAKE_BCAST) {
  1581. netdev_info(dev->net, "enabling broadcast detection\n");
  1582. ret = smsc75xx_read_reg_nopm(dev, WUCSR, &val);
  1583. if (ret < 0) {
  1584. netdev_warn(dev->net, "Error reading WUCSR\n");
  1585. goto done;
  1586. }
  1587. val |= WUCSR_BCAST_FR | WUCSR_BCST_EN;
  1588. ret = smsc75xx_write_reg_nopm(dev, WUCSR, val);
  1589. if (ret < 0) {
  1590. netdev_warn(dev->net, "Error writing WUCSR\n");
  1591. goto done;
  1592. }
  1593. }
  1594. if (pdata->wolopts & WAKE_UCAST) {
  1595. netdev_info(dev->net, "enabling unicast detection\n");
  1596. ret = smsc75xx_read_reg_nopm(dev, WUCSR, &val);
  1597. if (ret < 0) {
  1598. netdev_warn(dev->net, "Error reading WUCSR\n");
  1599. goto done;
  1600. }
  1601. val |= WUCSR_WUFR | WUCSR_PFDA_EN;
  1602. ret = smsc75xx_write_reg_nopm(dev, WUCSR, val);
  1603. if (ret < 0) {
  1604. netdev_warn(dev->net, "Error writing WUCSR\n");
  1605. goto done;
  1606. }
  1607. }
  1608. /* enable receiver to enable frame reception */
  1609. ret = smsc75xx_read_reg_nopm(dev, MAC_RX, &val);
  1610. if (ret < 0) {
  1611. netdev_warn(dev->net, "Failed to read MAC_RX: %d\n", ret);
  1612. goto done;
  1613. }
  1614. val |= MAC_RX_RXEN;
  1615. ret = smsc75xx_write_reg_nopm(dev, MAC_RX, val);
  1616. if (ret < 0) {
  1617. netdev_warn(dev->net, "Failed to write MAC_RX: %d\n", ret);
  1618. goto done;
  1619. }
  1620. /* some wol options are enabled, so enter SUSPEND0 */
  1621. netdev_info(dev->net, "entering SUSPEND0 mode\n");
  1622. ret = smsc75xx_enter_suspend0(dev);
  1623. done:
  1624. if (ret)
  1625. usbnet_resume(intf);
  1626. return ret;
  1627. }
  1628. static int smsc75xx_resume(struct usb_interface *intf)
  1629. {
  1630. struct usbnet *dev = usb_get_intfdata(intf);
  1631. struct smsc75xx_priv *pdata = (struct smsc75xx_priv *)(dev->data[0]);
  1632. u8 suspend_flags = pdata->suspend_flags;
  1633. int ret;
  1634. u32 val;
  1635. netdev_dbg(dev->net, "resume suspend_flags=0x%02x\n", suspend_flags);
  1636. /* do this first to ensure it's cleared even in error case */
  1637. pdata->suspend_flags = 0;
  1638. if (suspend_flags & SUSPEND_ALLMODES) {
  1639. /* Disable wakeup sources */
  1640. ret = smsc75xx_read_reg_nopm(dev, WUCSR, &val);
  1641. if (ret < 0) {
  1642. netdev_warn(dev->net, "Error reading WUCSR\n");
  1643. return ret;
  1644. }
  1645. val &= ~(WUCSR_WUEN | WUCSR_MPEN | WUCSR_PFDA_EN
  1646. | WUCSR_BCST_EN);
  1647. ret = smsc75xx_write_reg_nopm(dev, WUCSR, val);
  1648. if (ret < 0) {
  1649. netdev_warn(dev->net, "Error writing WUCSR\n");
  1650. return ret;
  1651. }
  1652. /* clear wake-up status */
  1653. ret = smsc75xx_read_reg_nopm(dev, PMT_CTL, &val);
  1654. if (ret < 0) {
  1655. netdev_warn(dev->net, "Error reading PMT_CTL\n");
  1656. return ret;
  1657. }
  1658. val &= ~PMT_CTL_WOL_EN;
  1659. val |= PMT_CTL_WUPS;
  1660. ret = smsc75xx_write_reg_nopm(dev, PMT_CTL, val);
  1661. if (ret < 0) {
  1662. netdev_warn(dev->net, "Error writing PMT_CTL\n");
  1663. return ret;
  1664. }
  1665. }
  1666. if (suspend_flags & SUSPEND_SUSPEND2) {
  1667. netdev_info(dev->net, "resuming from SUSPEND2\n");
  1668. ret = smsc75xx_read_reg_nopm(dev, PMT_CTL, &val);
  1669. if (ret < 0) {
  1670. netdev_warn(dev->net, "Error reading PMT_CTL\n");
  1671. return ret;
  1672. }
  1673. val |= PMT_CTL_PHY_PWRUP;
  1674. ret = smsc75xx_write_reg_nopm(dev, PMT_CTL, val);
  1675. if (ret < 0) {
  1676. netdev_warn(dev->net, "Error writing PMT_CTL\n");
  1677. return ret;
  1678. }
  1679. }
  1680. ret = smsc75xx_wait_ready(dev, 1);
  1681. if (ret < 0) {
  1682. netdev_warn(dev->net, "device not ready in smsc75xx_resume\n");
  1683. return ret;
  1684. }
  1685. return usbnet_resume(intf);
  1686. }
  1687. static void smsc75xx_rx_csum_offload(struct usbnet *dev, struct sk_buff *skb,
  1688. u32 rx_cmd_a, u32 rx_cmd_b)
  1689. {
  1690. if (!(dev->net->features & NETIF_F_RXCSUM) ||
  1691. unlikely(rx_cmd_a & RX_CMD_A_LCSM)) {
  1692. skb->ip_summed = CHECKSUM_NONE;
  1693. } else {
  1694. skb->csum = ntohs((u16)(rx_cmd_b >> RX_CMD_B_CSUM_SHIFT));
  1695. skb->ip_summed = CHECKSUM_COMPLETE;
  1696. }
  1697. }
  1698. static int smsc75xx_rx_fixup(struct usbnet *dev, struct sk_buff *skb)
  1699. {
  1700. while (skb->len > 0) {
  1701. u32 rx_cmd_a, rx_cmd_b, align_count, size;
  1702. struct sk_buff *ax_skb;
  1703. unsigned char *packet;
  1704. memcpy(&rx_cmd_a, skb->data, sizeof(rx_cmd_a));
  1705. le32_to_cpus(&rx_cmd_a);
  1706. skb_pull(skb, 4);
  1707. memcpy(&rx_cmd_b, skb->data, sizeof(rx_cmd_b));
  1708. le32_to_cpus(&rx_cmd_b);
  1709. skb_pull(skb, 4 + RXW_PADDING);
  1710. packet = skb->data;
  1711. /* get the packet length */
  1712. size = (rx_cmd_a & RX_CMD_A_LEN) - RXW_PADDING;
  1713. align_count = (4 - ((size + RXW_PADDING) % 4)) % 4;
  1714. if (unlikely(rx_cmd_a & RX_CMD_A_RED)) {
  1715. netif_dbg(dev, rx_err, dev->net,
  1716. "Error rx_cmd_a=0x%08x\n", rx_cmd_a);
  1717. dev->net->stats.rx_errors++;
  1718. dev->net->stats.rx_dropped++;
  1719. if (rx_cmd_a & RX_CMD_A_FCS)
  1720. dev->net->stats.rx_crc_errors++;
  1721. else if (rx_cmd_a & (RX_CMD_A_LONG | RX_CMD_A_RUNT))
  1722. dev->net->stats.rx_frame_errors++;
  1723. } else {
  1724. /* ETH_FRAME_LEN + 4(CRC) + 2(COE) + 4(Vlan) */
  1725. if (unlikely(size > (ETH_FRAME_LEN + 12))) {
  1726. netif_dbg(dev, rx_err, dev->net,
  1727. "size err rx_cmd_a=0x%08x\n",
  1728. rx_cmd_a);
  1729. return 0;
  1730. }
  1731. /* last frame in this batch */
  1732. if (skb->len == size) {
  1733. smsc75xx_rx_csum_offload(dev, skb, rx_cmd_a,
  1734. rx_cmd_b);
  1735. skb_trim(skb, skb->len - 4); /* remove fcs */
  1736. skb->truesize = size + sizeof(struct sk_buff);
  1737. return 1;
  1738. }
  1739. ax_skb = skb_clone(skb, GFP_ATOMIC);
  1740. if (unlikely(!ax_skb)) {
  1741. netdev_warn(dev->net, "Error allocating skb\n");
  1742. return 0;
  1743. }
  1744. ax_skb->len = size;
  1745. ax_skb->data = packet;
  1746. skb_set_tail_pointer(ax_skb, size);
  1747. smsc75xx_rx_csum_offload(dev, ax_skb, rx_cmd_a,
  1748. rx_cmd_b);
  1749. skb_trim(ax_skb, ax_skb->len - 4); /* remove fcs */
  1750. ax_skb->truesize = size + sizeof(struct sk_buff);
  1751. usbnet_skb_return(dev, ax_skb);
  1752. }
  1753. skb_pull(skb, size);
  1754. /* padding bytes before the next frame starts */
  1755. if (skb->len)
  1756. skb_pull(skb, align_count);
  1757. }
  1758. if (unlikely(skb->len < 0)) {
  1759. netdev_warn(dev->net, "invalid rx length<0 %d\n", skb->len);
  1760. return 0;
  1761. }
  1762. return 1;
  1763. }
  1764. static struct sk_buff *smsc75xx_tx_fixup(struct usbnet *dev,
  1765. struct sk_buff *skb, gfp_t flags)
  1766. {
  1767. u32 tx_cmd_a, tx_cmd_b;
  1768. skb_linearize(skb);
  1769. if (skb_headroom(skb) < SMSC75XX_TX_OVERHEAD) {
  1770. struct sk_buff *skb2 =
  1771. skb_copy_expand(skb, SMSC75XX_TX_OVERHEAD, 0, flags);
  1772. dev_kfree_skb_any(skb);
  1773. skb = skb2;
  1774. if (!skb)
  1775. return NULL;
  1776. }
  1777. tx_cmd_a = (u32)(skb->len & TX_CMD_A_LEN) | TX_CMD_A_FCS;
  1778. if (skb->ip_summed == CHECKSUM_PARTIAL)
  1779. tx_cmd_a |= TX_CMD_A_IPE | TX_CMD_A_TPE;
  1780. if (skb_is_gso(skb)) {
  1781. u16 mss = max(skb_shinfo(skb)->gso_size, TX_MSS_MIN);
  1782. tx_cmd_b = (mss << TX_CMD_B_MSS_SHIFT) & TX_CMD_B_MSS;
  1783. tx_cmd_a |= TX_CMD_A_LSO;
  1784. } else {
  1785. tx_cmd_b = 0;
  1786. }
  1787. skb_push(skb, 4);
  1788. cpu_to_le32s(&tx_cmd_b);
  1789. memcpy(skb->data, &tx_cmd_b, 4);
  1790. skb_push(skb, 4);
  1791. cpu_to_le32s(&tx_cmd_a);
  1792. memcpy(skb->data, &tx_cmd_a, 4);
  1793. return skb;
  1794. }
  1795. static int smsc75xx_manage_power(struct usbnet *dev, int on)
  1796. {
  1797. dev->intf->needs_remote_wakeup = on;
  1798. return 0;
  1799. }
  1800. static const struct driver_info smsc75xx_info = {
  1801. .description = "smsc75xx USB 2.0 Gigabit Ethernet",
  1802. .bind = smsc75xx_bind,
  1803. .unbind = smsc75xx_unbind,
  1804. .link_reset = smsc75xx_link_reset,
  1805. .reset = smsc75xx_reset,
  1806. .rx_fixup = smsc75xx_rx_fixup,
  1807. .tx_fixup = smsc75xx_tx_fixup,
  1808. .status = smsc75xx_status,
  1809. .manage_power = smsc75xx_manage_power,
  1810. .flags = FLAG_ETHER | FLAG_SEND_ZLP | FLAG_LINK_INTR,
  1811. };
  1812. static const struct usb_device_id products[] = {
  1813. {
  1814. /* SMSC7500 USB Gigabit Ethernet Device */
  1815. USB_DEVICE(USB_VENDOR_ID_SMSC, USB_PRODUCT_ID_LAN7500),
  1816. .driver_info = (unsigned long) &smsc75xx_info,
  1817. },
  1818. {
  1819. /* SMSC7500 USB Gigabit Ethernet Device */
  1820. USB_DEVICE(USB_VENDOR_ID_SMSC, USB_PRODUCT_ID_LAN7505),
  1821. .driver_info = (unsigned long) &smsc75xx_info,
  1822. },
  1823. { }, /* END */
  1824. };
  1825. MODULE_DEVICE_TABLE(usb, products);
  1826. static struct usb_driver smsc75xx_driver = {
  1827. .name = SMSC_CHIPNAME,
  1828. .id_table = products,
  1829. .probe = usbnet_probe,
  1830. .suspend = smsc75xx_suspend,
  1831. .resume = smsc75xx_resume,
  1832. .reset_resume = smsc75xx_resume,
  1833. .disconnect = usbnet_disconnect,
  1834. .disable_hub_initiated_lpm = 1,
  1835. .supports_autosuspend = 1,
  1836. };
  1837. module_usb_driver(smsc75xx_driver);
  1838. MODULE_AUTHOR("Nancy Lin");
  1839. MODULE_AUTHOR("Steve Glendinning <steve.glendinning@shawell.net>");
  1840. MODULE_DESCRIPTION("SMSC75XX USB 2.0 Gigabit Ethernet Devices");
  1841. MODULE_LICENSE("GPL");