mx2_emmaprp.c 26 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016
  1. /*
  2. * Support eMMa-PrP through mem2mem framework.
  3. *
  4. * eMMa-PrP is a piece of HW that allows fetching buffers
  5. * from one memory location and do several operations on
  6. * them such as scaling or format conversion giving, as a result
  7. * a new processed buffer in another memory location.
  8. *
  9. * Based on mem2mem_testdev.c by Pawel Osciak.
  10. *
  11. * Copyright (c) 2011 Vista Silicon S.L.
  12. * Javier Martin <javier.martin@vista-silicon.com>
  13. *
  14. * This program is free software; you can redistribute it and/or modify
  15. * it under the terms of the GNU General Public License as published by the
  16. * Free Software Foundation; either version 2 of the
  17. * License, or (at your option) any later version
  18. */
  19. #include <linux/module.h>
  20. #include <linux/clk.h>
  21. #include <linux/slab.h>
  22. #include <linux/interrupt.h>
  23. #include <linux/io.h>
  24. #include <linux/platform_device.h>
  25. #include <media/v4l2-mem2mem.h>
  26. #include <media/v4l2-device.h>
  27. #include <media/v4l2-ioctl.h>
  28. #include <media/videobuf2-dma-contig.h>
  29. #include <asm/sizes.h>
  30. #define EMMAPRP_MODULE_NAME "mem2mem-emmaprp"
  31. MODULE_DESCRIPTION("Mem-to-mem device which supports eMMa-PrP present in mx2 SoCs");
  32. MODULE_AUTHOR("Javier Martin <javier.martin@vista-silicon.com");
  33. MODULE_LICENSE("GPL");
  34. MODULE_VERSION("0.0.1");
  35. static bool debug;
  36. module_param(debug, bool, 0644);
  37. #define MIN_W 32
  38. #define MIN_H 32
  39. #define MAX_W 2040
  40. #define MAX_H 2046
  41. #define S_ALIGN 1 /* multiple of 2 */
  42. #define W_ALIGN_YUV420 3 /* multiple of 8 */
  43. #define W_ALIGN_OTHERS 2 /* multiple of 4 */
  44. #define H_ALIGN 1 /* multiple of 2 */
  45. /* Flags that indicate a format can be used for capture/output */
  46. #define MEM2MEM_CAPTURE (1 << 0)
  47. #define MEM2MEM_OUTPUT (1 << 1)
  48. #define MEM2MEM_NAME "m2m-emmaprp"
  49. /* In bytes, per queue */
  50. #define MEM2MEM_VID_MEM_LIMIT SZ_16M
  51. #define dprintk(dev, fmt, arg...) \
  52. v4l2_dbg(1, debug, &dev->v4l2_dev, "%s: " fmt, __func__, ## arg)
  53. /* EMMA PrP */
  54. #define PRP_CNTL 0x00
  55. #define PRP_INTR_CNTL 0x04
  56. #define PRP_INTRSTATUS 0x08
  57. #define PRP_SOURCE_Y_PTR 0x0c
  58. #define PRP_SOURCE_CB_PTR 0x10
  59. #define PRP_SOURCE_CR_PTR 0x14
  60. #define PRP_DEST_RGB1_PTR 0x18
  61. #define PRP_DEST_RGB2_PTR 0x1c
  62. #define PRP_DEST_Y_PTR 0x20
  63. #define PRP_DEST_CB_PTR 0x24
  64. #define PRP_DEST_CR_PTR 0x28
  65. #define PRP_SRC_FRAME_SIZE 0x2c
  66. #define PRP_DEST_CH1_LINE_STRIDE 0x30
  67. #define PRP_SRC_PIXEL_FORMAT_CNTL 0x34
  68. #define PRP_CH1_PIXEL_FORMAT_CNTL 0x38
  69. #define PRP_CH1_OUT_IMAGE_SIZE 0x3c
  70. #define PRP_CH2_OUT_IMAGE_SIZE 0x40
  71. #define PRP_SRC_LINE_STRIDE 0x44
  72. #define PRP_CSC_COEF_012 0x48
  73. #define PRP_CSC_COEF_345 0x4c
  74. #define PRP_CSC_COEF_678 0x50
  75. #define PRP_CH1_RZ_HORI_COEF1 0x54
  76. #define PRP_CH1_RZ_HORI_COEF2 0x58
  77. #define PRP_CH1_RZ_HORI_VALID 0x5c
  78. #define PRP_CH1_RZ_VERT_COEF1 0x60
  79. #define PRP_CH1_RZ_VERT_COEF2 0x64
  80. #define PRP_CH1_RZ_VERT_VALID 0x68
  81. #define PRP_CH2_RZ_HORI_COEF1 0x6c
  82. #define PRP_CH2_RZ_HORI_COEF2 0x70
  83. #define PRP_CH2_RZ_HORI_VALID 0x74
  84. #define PRP_CH2_RZ_VERT_COEF1 0x78
  85. #define PRP_CH2_RZ_VERT_COEF2 0x7c
  86. #define PRP_CH2_RZ_VERT_VALID 0x80
  87. #define PRP_CNTL_CH1EN (1 << 0)
  88. #define PRP_CNTL_CH2EN (1 << 1)
  89. #define PRP_CNTL_CSIEN (1 << 2)
  90. #define PRP_CNTL_DATA_IN_YUV420 (0 << 3)
  91. #define PRP_CNTL_DATA_IN_YUV422 (1 << 3)
  92. #define PRP_CNTL_DATA_IN_RGB16 (2 << 3)
  93. #define PRP_CNTL_DATA_IN_RGB32 (3 << 3)
  94. #define PRP_CNTL_CH1_OUT_RGB8 (0 << 5)
  95. #define PRP_CNTL_CH1_OUT_RGB16 (1 << 5)
  96. #define PRP_CNTL_CH1_OUT_RGB32 (2 << 5)
  97. #define PRP_CNTL_CH1_OUT_YUV422 (3 << 5)
  98. #define PRP_CNTL_CH2_OUT_YUV420 (0 << 7)
  99. #define PRP_CNTL_CH2_OUT_YUV422 (1 << 7)
  100. #define PRP_CNTL_CH2_OUT_YUV444 (2 << 7)
  101. #define PRP_CNTL_CH1_LEN (1 << 9)
  102. #define PRP_CNTL_CH2_LEN (1 << 10)
  103. #define PRP_CNTL_SKIP_FRAME (1 << 11)
  104. #define PRP_CNTL_SWRST (1 << 12)
  105. #define PRP_CNTL_CLKEN (1 << 13)
  106. #define PRP_CNTL_WEN (1 << 14)
  107. #define PRP_CNTL_CH1BYP (1 << 15)
  108. #define PRP_CNTL_IN_TSKIP(x) ((x) << 16)
  109. #define PRP_CNTL_CH1_TSKIP(x) ((x) << 19)
  110. #define PRP_CNTL_CH2_TSKIP(x) ((x) << 22)
  111. #define PRP_CNTL_INPUT_FIFO_LEVEL(x) ((x) << 25)
  112. #define PRP_CNTL_RZ_FIFO_LEVEL(x) ((x) << 27)
  113. #define PRP_CNTL_CH2B1EN (1 << 29)
  114. #define PRP_CNTL_CH2B2EN (1 << 30)
  115. #define PRP_CNTL_CH2FEN (1 << 31)
  116. #define PRP_SIZE_HEIGHT(x) (x)
  117. #define PRP_SIZE_WIDTH(x) ((x) << 16)
  118. /* IRQ Enable and status register */
  119. #define PRP_INTR_RDERR (1 << 0)
  120. #define PRP_INTR_CH1WERR (1 << 1)
  121. #define PRP_INTR_CH2WERR (1 << 2)
  122. #define PRP_INTR_CH1FC (1 << 3)
  123. #define PRP_INTR_CH2FC (1 << 5)
  124. #define PRP_INTR_LBOVF (1 << 7)
  125. #define PRP_INTR_CH2OVF (1 << 8)
  126. #define PRP_INTR_ST_RDERR (1 << 0)
  127. #define PRP_INTR_ST_CH1WERR (1 << 1)
  128. #define PRP_INTR_ST_CH2WERR (1 << 2)
  129. #define PRP_INTR_ST_CH2B2CI (1 << 3)
  130. #define PRP_INTR_ST_CH2B1CI (1 << 4)
  131. #define PRP_INTR_ST_CH1B2CI (1 << 5)
  132. #define PRP_INTR_ST_CH1B1CI (1 << 6)
  133. #define PRP_INTR_ST_LBOVF (1 << 7)
  134. #define PRP_INTR_ST_CH2OVF (1 << 8)
  135. struct emmaprp_fmt {
  136. char *name;
  137. u32 fourcc;
  138. /* Types the format can be used for */
  139. u32 types;
  140. };
  141. static struct emmaprp_fmt formats[] = {
  142. {
  143. .name = "YUV 4:2:0 Planar",
  144. .fourcc = V4L2_PIX_FMT_YUV420,
  145. .types = MEM2MEM_CAPTURE,
  146. },
  147. {
  148. .name = "4:2:2, packed, YUYV",
  149. .fourcc = V4L2_PIX_FMT_YUYV,
  150. .types = MEM2MEM_OUTPUT,
  151. },
  152. };
  153. /* Per-queue, driver-specific private data */
  154. struct emmaprp_q_data {
  155. unsigned int width;
  156. unsigned int height;
  157. unsigned int sizeimage;
  158. struct emmaprp_fmt *fmt;
  159. };
  160. enum {
  161. V4L2_M2M_SRC = 0,
  162. V4L2_M2M_DST = 1,
  163. };
  164. #define NUM_FORMATS ARRAY_SIZE(formats)
  165. static struct emmaprp_fmt *find_format(struct v4l2_format *f)
  166. {
  167. struct emmaprp_fmt *fmt;
  168. unsigned int k;
  169. for (k = 0; k < NUM_FORMATS; k++) {
  170. fmt = &formats[k];
  171. if (fmt->fourcc == f->fmt.pix.pixelformat)
  172. break;
  173. }
  174. if (k == NUM_FORMATS)
  175. return NULL;
  176. return &formats[k];
  177. }
  178. struct emmaprp_dev {
  179. struct v4l2_device v4l2_dev;
  180. struct video_device *vfd;
  181. struct mutex dev_mutex;
  182. spinlock_t irqlock;
  183. int irq_emma;
  184. void __iomem *base_emma;
  185. struct clk *clk_emma_ahb, *clk_emma_ipg;
  186. struct resource *res_emma;
  187. struct v4l2_m2m_dev *m2m_dev;
  188. struct vb2_alloc_ctx *alloc_ctx;
  189. };
  190. struct emmaprp_ctx {
  191. struct emmaprp_dev *dev;
  192. /* Abort requested by m2m */
  193. int aborting;
  194. struct emmaprp_q_data q_data[2];
  195. struct v4l2_m2m_ctx *m2m_ctx;
  196. };
  197. static struct emmaprp_q_data *get_q_data(struct emmaprp_ctx *ctx,
  198. enum v4l2_buf_type type)
  199. {
  200. switch (type) {
  201. case V4L2_BUF_TYPE_VIDEO_OUTPUT:
  202. return &(ctx->q_data[V4L2_M2M_SRC]);
  203. case V4L2_BUF_TYPE_VIDEO_CAPTURE:
  204. return &(ctx->q_data[V4L2_M2M_DST]);
  205. default:
  206. BUG();
  207. }
  208. return NULL;
  209. }
  210. /*
  211. * mem2mem callbacks
  212. */
  213. static void emmaprp_job_abort(void *priv)
  214. {
  215. struct emmaprp_ctx *ctx = priv;
  216. struct emmaprp_dev *pcdev = ctx->dev;
  217. ctx->aborting = 1;
  218. dprintk(pcdev, "Aborting task\n");
  219. v4l2_m2m_job_finish(pcdev->m2m_dev, ctx->m2m_ctx);
  220. }
  221. static void emmaprp_lock(void *priv)
  222. {
  223. struct emmaprp_ctx *ctx = priv;
  224. struct emmaprp_dev *pcdev = ctx->dev;
  225. mutex_lock(&pcdev->dev_mutex);
  226. }
  227. static void emmaprp_unlock(void *priv)
  228. {
  229. struct emmaprp_ctx *ctx = priv;
  230. struct emmaprp_dev *pcdev = ctx->dev;
  231. mutex_unlock(&pcdev->dev_mutex);
  232. }
  233. static inline void emmaprp_dump_regs(struct emmaprp_dev *pcdev)
  234. {
  235. dprintk(pcdev,
  236. "eMMa-PrP Registers:\n"
  237. " SOURCE_Y_PTR = 0x%08X\n"
  238. " SRC_FRAME_SIZE = 0x%08X\n"
  239. " DEST_Y_PTR = 0x%08X\n"
  240. " DEST_CR_PTR = 0x%08X\n"
  241. " DEST_CB_PTR = 0x%08X\n"
  242. " CH2_OUT_IMAGE_SIZE = 0x%08X\n"
  243. " CNTL = 0x%08X\n",
  244. readl(pcdev->base_emma + PRP_SOURCE_Y_PTR),
  245. readl(pcdev->base_emma + PRP_SRC_FRAME_SIZE),
  246. readl(pcdev->base_emma + PRP_DEST_Y_PTR),
  247. readl(pcdev->base_emma + PRP_DEST_CR_PTR),
  248. readl(pcdev->base_emma + PRP_DEST_CB_PTR),
  249. readl(pcdev->base_emma + PRP_CH2_OUT_IMAGE_SIZE),
  250. readl(pcdev->base_emma + PRP_CNTL));
  251. }
  252. static void emmaprp_device_run(void *priv)
  253. {
  254. struct emmaprp_ctx *ctx = priv;
  255. struct emmaprp_q_data *s_q_data, *d_q_data;
  256. struct vb2_buffer *src_buf, *dst_buf;
  257. struct emmaprp_dev *pcdev = ctx->dev;
  258. unsigned int s_width, s_height;
  259. unsigned int d_width, d_height;
  260. unsigned int d_size;
  261. dma_addr_t p_in, p_out;
  262. u32 tmp;
  263. src_buf = v4l2_m2m_next_src_buf(ctx->m2m_ctx);
  264. dst_buf = v4l2_m2m_next_dst_buf(ctx->m2m_ctx);
  265. s_q_data = get_q_data(ctx, V4L2_BUF_TYPE_VIDEO_OUTPUT);
  266. s_width = s_q_data->width;
  267. s_height = s_q_data->height;
  268. d_q_data = get_q_data(ctx, V4L2_BUF_TYPE_VIDEO_CAPTURE);
  269. d_width = d_q_data->width;
  270. d_height = d_q_data->height;
  271. d_size = d_width * d_height;
  272. p_in = vb2_dma_contig_plane_dma_addr(src_buf, 0);
  273. p_out = vb2_dma_contig_plane_dma_addr(dst_buf, 0);
  274. if (!p_in || !p_out) {
  275. v4l2_err(&pcdev->v4l2_dev,
  276. "Acquiring kernel pointers to buffers failed\n");
  277. return;
  278. }
  279. /* Input frame parameters */
  280. writel(p_in, pcdev->base_emma + PRP_SOURCE_Y_PTR);
  281. writel(PRP_SIZE_WIDTH(s_width) | PRP_SIZE_HEIGHT(s_height),
  282. pcdev->base_emma + PRP_SRC_FRAME_SIZE);
  283. /* Output frame parameters */
  284. writel(p_out, pcdev->base_emma + PRP_DEST_Y_PTR);
  285. writel(p_out + d_size, pcdev->base_emma + PRP_DEST_CB_PTR);
  286. writel(p_out + d_size + (d_size >> 2),
  287. pcdev->base_emma + PRP_DEST_CR_PTR);
  288. writel(PRP_SIZE_WIDTH(d_width) | PRP_SIZE_HEIGHT(d_height),
  289. pcdev->base_emma + PRP_CH2_OUT_IMAGE_SIZE);
  290. /* IRQ configuration */
  291. tmp = readl(pcdev->base_emma + PRP_INTR_CNTL);
  292. writel(tmp | PRP_INTR_RDERR |
  293. PRP_INTR_CH2WERR |
  294. PRP_INTR_CH2FC,
  295. pcdev->base_emma + PRP_INTR_CNTL);
  296. emmaprp_dump_regs(pcdev);
  297. /* Enable transfer */
  298. tmp = readl(pcdev->base_emma + PRP_CNTL);
  299. writel(tmp | PRP_CNTL_CH2_OUT_YUV420 |
  300. PRP_CNTL_DATA_IN_YUV422 |
  301. PRP_CNTL_CH2EN,
  302. pcdev->base_emma + PRP_CNTL);
  303. }
  304. static irqreturn_t emmaprp_irq(int irq_emma, void *data)
  305. {
  306. struct emmaprp_dev *pcdev = data;
  307. struct emmaprp_ctx *curr_ctx;
  308. struct vb2_buffer *src_vb, *dst_vb;
  309. unsigned long flags;
  310. u32 irqst;
  311. /* Check irq flags and clear irq */
  312. irqst = readl(pcdev->base_emma + PRP_INTRSTATUS);
  313. writel(irqst, pcdev->base_emma + PRP_INTRSTATUS);
  314. dprintk(pcdev, "irqst = 0x%08x\n", irqst);
  315. curr_ctx = v4l2_m2m_get_curr_priv(pcdev->m2m_dev);
  316. if (curr_ctx == NULL) {
  317. pr_err("Instance released before the end of transaction\n");
  318. return IRQ_HANDLED;
  319. }
  320. if (!curr_ctx->aborting) {
  321. if ((irqst & PRP_INTR_ST_RDERR) ||
  322. (irqst & PRP_INTR_ST_CH2WERR)) {
  323. pr_err("PrP bus error occurred, this transfer is probably corrupted\n");
  324. writel(PRP_CNTL_SWRST, pcdev->base_emma + PRP_CNTL);
  325. } else if (irqst & PRP_INTR_ST_CH2B1CI) { /* buffer ready */
  326. src_vb = v4l2_m2m_src_buf_remove(curr_ctx->m2m_ctx);
  327. dst_vb = v4l2_m2m_dst_buf_remove(curr_ctx->m2m_ctx);
  328. spin_lock_irqsave(&pcdev->irqlock, flags);
  329. v4l2_m2m_buf_done(src_vb, VB2_BUF_STATE_DONE);
  330. v4l2_m2m_buf_done(dst_vb, VB2_BUF_STATE_DONE);
  331. spin_unlock_irqrestore(&pcdev->irqlock, flags);
  332. }
  333. }
  334. v4l2_m2m_job_finish(pcdev->m2m_dev, curr_ctx->m2m_ctx);
  335. return IRQ_HANDLED;
  336. }
  337. /*
  338. * video ioctls
  339. */
  340. static int vidioc_querycap(struct file *file, void *priv,
  341. struct v4l2_capability *cap)
  342. {
  343. strncpy(cap->driver, MEM2MEM_NAME, sizeof(cap->driver) - 1);
  344. strncpy(cap->card, MEM2MEM_NAME, sizeof(cap->card) - 1);
  345. /*
  346. * This is only a mem-to-mem video device. The capture and output
  347. * device capability flags are left only for backward compatibility
  348. * and are scheduled for removal.
  349. */
  350. cap->capabilities = V4L2_CAP_VIDEO_CAPTURE | V4L2_CAP_VIDEO_OUTPUT |
  351. V4L2_CAP_VIDEO_M2M | V4L2_CAP_STREAMING;
  352. return 0;
  353. }
  354. static int enum_fmt(struct v4l2_fmtdesc *f, u32 type)
  355. {
  356. int i, num;
  357. struct emmaprp_fmt *fmt;
  358. num = 0;
  359. for (i = 0; i < NUM_FORMATS; ++i) {
  360. if (formats[i].types & type) {
  361. /* index-th format of type type found ? */
  362. if (num == f->index)
  363. break;
  364. /* Correct type but haven't reached our index yet,
  365. * just increment per-type index */
  366. ++num;
  367. }
  368. }
  369. if (i < NUM_FORMATS) {
  370. /* Format found */
  371. fmt = &formats[i];
  372. strlcpy(f->description, fmt->name, sizeof(f->description) - 1);
  373. f->pixelformat = fmt->fourcc;
  374. return 0;
  375. }
  376. /* Format not found */
  377. return -EINVAL;
  378. }
  379. static int vidioc_enum_fmt_vid_cap(struct file *file, void *priv,
  380. struct v4l2_fmtdesc *f)
  381. {
  382. return enum_fmt(f, MEM2MEM_CAPTURE);
  383. }
  384. static int vidioc_enum_fmt_vid_out(struct file *file, void *priv,
  385. struct v4l2_fmtdesc *f)
  386. {
  387. return enum_fmt(f, MEM2MEM_OUTPUT);
  388. }
  389. static int vidioc_g_fmt(struct emmaprp_ctx *ctx, struct v4l2_format *f)
  390. {
  391. struct vb2_queue *vq;
  392. struct emmaprp_q_data *q_data;
  393. vq = v4l2_m2m_get_vq(ctx->m2m_ctx, f->type);
  394. if (!vq)
  395. return -EINVAL;
  396. q_data = get_q_data(ctx, f->type);
  397. f->fmt.pix.width = q_data->width;
  398. f->fmt.pix.height = q_data->height;
  399. f->fmt.pix.field = V4L2_FIELD_NONE;
  400. f->fmt.pix.pixelformat = q_data->fmt->fourcc;
  401. if (f->fmt.pix.pixelformat == V4L2_PIX_FMT_YUV420)
  402. f->fmt.pix.bytesperline = q_data->width * 3 / 2;
  403. else /* YUYV */
  404. f->fmt.pix.bytesperline = q_data->width * 2;
  405. f->fmt.pix.sizeimage = q_data->sizeimage;
  406. return 0;
  407. }
  408. static int vidioc_g_fmt_vid_out(struct file *file, void *priv,
  409. struct v4l2_format *f)
  410. {
  411. return vidioc_g_fmt(priv, f);
  412. }
  413. static int vidioc_g_fmt_vid_cap(struct file *file, void *priv,
  414. struct v4l2_format *f)
  415. {
  416. return vidioc_g_fmt(priv, f);
  417. }
  418. static int vidioc_try_fmt(struct v4l2_format *f)
  419. {
  420. enum v4l2_field field;
  421. if (!find_format(f))
  422. return -EINVAL;
  423. field = f->fmt.pix.field;
  424. if (field == V4L2_FIELD_ANY)
  425. field = V4L2_FIELD_NONE;
  426. else if (V4L2_FIELD_NONE != field)
  427. return -EINVAL;
  428. /* V4L2 specification suggests the driver corrects the format struct
  429. * if any of the dimensions is unsupported */
  430. f->fmt.pix.field = field;
  431. if (f->fmt.pix.pixelformat == V4L2_PIX_FMT_YUV420) {
  432. v4l_bound_align_image(&f->fmt.pix.width, MIN_W, MAX_W,
  433. W_ALIGN_YUV420, &f->fmt.pix.height,
  434. MIN_H, MAX_H, H_ALIGN, S_ALIGN);
  435. f->fmt.pix.bytesperline = f->fmt.pix.width * 3 / 2;
  436. } else {
  437. v4l_bound_align_image(&f->fmt.pix.width, MIN_W, MAX_W,
  438. W_ALIGN_OTHERS, &f->fmt.pix.height,
  439. MIN_H, MAX_H, H_ALIGN, S_ALIGN);
  440. f->fmt.pix.bytesperline = f->fmt.pix.width * 2;
  441. }
  442. f->fmt.pix.sizeimage = f->fmt.pix.height * f->fmt.pix.bytesperline;
  443. return 0;
  444. }
  445. static int vidioc_try_fmt_vid_cap(struct file *file, void *priv,
  446. struct v4l2_format *f)
  447. {
  448. struct emmaprp_fmt *fmt;
  449. struct emmaprp_ctx *ctx = priv;
  450. fmt = find_format(f);
  451. if (!fmt || !(fmt->types & MEM2MEM_CAPTURE)) {
  452. v4l2_err(&ctx->dev->v4l2_dev,
  453. "Fourcc format (0x%08x) invalid.\n",
  454. f->fmt.pix.pixelformat);
  455. return -EINVAL;
  456. }
  457. return vidioc_try_fmt(f);
  458. }
  459. static int vidioc_try_fmt_vid_out(struct file *file, void *priv,
  460. struct v4l2_format *f)
  461. {
  462. struct emmaprp_fmt *fmt;
  463. struct emmaprp_ctx *ctx = priv;
  464. fmt = find_format(f);
  465. if (!fmt || !(fmt->types & MEM2MEM_OUTPUT)) {
  466. v4l2_err(&ctx->dev->v4l2_dev,
  467. "Fourcc format (0x%08x) invalid.\n",
  468. f->fmt.pix.pixelformat);
  469. return -EINVAL;
  470. }
  471. return vidioc_try_fmt(f);
  472. }
  473. static int vidioc_s_fmt(struct emmaprp_ctx *ctx, struct v4l2_format *f)
  474. {
  475. struct emmaprp_q_data *q_data;
  476. struct vb2_queue *vq;
  477. int ret;
  478. vq = v4l2_m2m_get_vq(ctx->m2m_ctx, f->type);
  479. if (!vq)
  480. return -EINVAL;
  481. q_data = get_q_data(ctx, f->type);
  482. if (!q_data)
  483. return -EINVAL;
  484. if (vb2_is_busy(vq)) {
  485. v4l2_err(&ctx->dev->v4l2_dev, "%s queue busy\n", __func__);
  486. return -EBUSY;
  487. }
  488. ret = vidioc_try_fmt(f);
  489. if (ret)
  490. return ret;
  491. q_data->fmt = find_format(f);
  492. q_data->width = f->fmt.pix.width;
  493. q_data->height = f->fmt.pix.height;
  494. if (q_data->fmt->fourcc == V4L2_PIX_FMT_YUV420)
  495. q_data->sizeimage = q_data->width * q_data->height * 3 / 2;
  496. else /* YUYV */
  497. q_data->sizeimage = q_data->width * q_data->height * 2;
  498. dprintk(ctx->dev,
  499. "Setting format for type %d, wxh: %dx%d, fmt: %d\n",
  500. f->type, q_data->width, q_data->height, q_data->fmt->fourcc);
  501. return 0;
  502. }
  503. static int vidioc_s_fmt_vid_cap(struct file *file, void *priv,
  504. struct v4l2_format *f)
  505. {
  506. int ret;
  507. ret = vidioc_try_fmt_vid_cap(file, priv, f);
  508. if (ret)
  509. return ret;
  510. return vidioc_s_fmt(priv, f);
  511. }
  512. static int vidioc_s_fmt_vid_out(struct file *file, void *priv,
  513. struct v4l2_format *f)
  514. {
  515. int ret;
  516. ret = vidioc_try_fmt_vid_out(file, priv, f);
  517. if (ret)
  518. return ret;
  519. return vidioc_s_fmt(priv, f);
  520. }
  521. static int vidioc_reqbufs(struct file *file, void *priv,
  522. struct v4l2_requestbuffers *reqbufs)
  523. {
  524. struct emmaprp_ctx *ctx = priv;
  525. return v4l2_m2m_reqbufs(file, ctx->m2m_ctx, reqbufs);
  526. }
  527. static int vidioc_querybuf(struct file *file, void *priv,
  528. struct v4l2_buffer *buf)
  529. {
  530. struct emmaprp_ctx *ctx = priv;
  531. return v4l2_m2m_querybuf(file, ctx->m2m_ctx, buf);
  532. }
  533. static int vidioc_qbuf(struct file *file, void *priv, struct v4l2_buffer *buf)
  534. {
  535. struct emmaprp_ctx *ctx = priv;
  536. return v4l2_m2m_qbuf(file, ctx->m2m_ctx, buf);
  537. }
  538. static int vidioc_dqbuf(struct file *file, void *priv, struct v4l2_buffer *buf)
  539. {
  540. struct emmaprp_ctx *ctx = priv;
  541. return v4l2_m2m_dqbuf(file, ctx->m2m_ctx, buf);
  542. }
  543. static int vidioc_streamon(struct file *file, void *priv,
  544. enum v4l2_buf_type type)
  545. {
  546. struct emmaprp_ctx *ctx = priv;
  547. return v4l2_m2m_streamon(file, ctx->m2m_ctx, type);
  548. }
  549. static int vidioc_streamoff(struct file *file, void *priv,
  550. enum v4l2_buf_type type)
  551. {
  552. struct emmaprp_ctx *ctx = priv;
  553. return v4l2_m2m_streamoff(file, ctx->m2m_ctx, type);
  554. }
  555. static const struct v4l2_ioctl_ops emmaprp_ioctl_ops = {
  556. .vidioc_querycap = vidioc_querycap,
  557. .vidioc_enum_fmt_vid_cap = vidioc_enum_fmt_vid_cap,
  558. .vidioc_g_fmt_vid_cap = vidioc_g_fmt_vid_cap,
  559. .vidioc_try_fmt_vid_cap = vidioc_try_fmt_vid_cap,
  560. .vidioc_s_fmt_vid_cap = vidioc_s_fmt_vid_cap,
  561. .vidioc_enum_fmt_vid_out = vidioc_enum_fmt_vid_out,
  562. .vidioc_g_fmt_vid_out = vidioc_g_fmt_vid_out,
  563. .vidioc_try_fmt_vid_out = vidioc_try_fmt_vid_out,
  564. .vidioc_s_fmt_vid_out = vidioc_s_fmt_vid_out,
  565. .vidioc_reqbufs = vidioc_reqbufs,
  566. .vidioc_querybuf = vidioc_querybuf,
  567. .vidioc_qbuf = vidioc_qbuf,
  568. .vidioc_dqbuf = vidioc_dqbuf,
  569. .vidioc_streamon = vidioc_streamon,
  570. .vidioc_streamoff = vidioc_streamoff,
  571. };
  572. /*
  573. * Queue operations
  574. */
  575. static int emmaprp_queue_setup(struct vb2_queue *vq,
  576. const struct v4l2_format *fmt,
  577. unsigned int *nbuffers, unsigned int *nplanes,
  578. unsigned int sizes[], void *alloc_ctxs[])
  579. {
  580. struct emmaprp_ctx *ctx = vb2_get_drv_priv(vq);
  581. struct emmaprp_q_data *q_data;
  582. unsigned int size, count = *nbuffers;
  583. q_data = get_q_data(ctx, vq->type);
  584. if (q_data->fmt->fourcc == V4L2_PIX_FMT_YUV420)
  585. size = q_data->width * q_data->height * 3 / 2;
  586. else
  587. size = q_data->width * q_data->height * 2;
  588. while (size * count > MEM2MEM_VID_MEM_LIMIT)
  589. (count)--;
  590. *nplanes = 1;
  591. *nbuffers = count;
  592. sizes[0] = size;
  593. alloc_ctxs[0] = ctx->dev->alloc_ctx;
  594. dprintk(ctx->dev, "get %d buffer(s) of size %d each.\n", count, size);
  595. return 0;
  596. }
  597. static int emmaprp_buf_prepare(struct vb2_buffer *vb)
  598. {
  599. struct emmaprp_ctx *ctx = vb2_get_drv_priv(vb->vb2_queue);
  600. struct emmaprp_q_data *q_data;
  601. dprintk(ctx->dev, "type: %d\n", vb->vb2_queue->type);
  602. q_data = get_q_data(ctx, vb->vb2_queue->type);
  603. if (vb2_plane_size(vb, 0) < q_data->sizeimage) {
  604. dprintk(ctx->dev, "%s data will not fit into plane"
  605. "(%lu < %lu)\n", __func__,
  606. vb2_plane_size(vb, 0),
  607. (long)q_data->sizeimage);
  608. return -EINVAL;
  609. }
  610. vb2_set_plane_payload(vb, 0, q_data->sizeimage);
  611. return 0;
  612. }
  613. static void emmaprp_buf_queue(struct vb2_buffer *vb)
  614. {
  615. struct emmaprp_ctx *ctx = vb2_get_drv_priv(vb->vb2_queue);
  616. v4l2_m2m_buf_queue(ctx->m2m_ctx, vb);
  617. }
  618. static struct vb2_ops emmaprp_qops = {
  619. .queue_setup = emmaprp_queue_setup,
  620. .buf_prepare = emmaprp_buf_prepare,
  621. .buf_queue = emmaprp_buf_queue,
  622. };
  623. static int queue_init(void *priv, struct vb2_queue *src_vq,
  624. struct vb2_queue *dst_vq)
  625. {
  626. struct emmaprp_ctx *ctx = priv;
  627. int ret;
  628. src_vq->type = V4L2_BUF_TYPE_VIDEO_OUTPUT;
  629. src_vq->io_modes = VB2_MMAP | VB2_USERPTR;
  630. src_vq->drv_priv = ctx;
  631. src_vq->buf_struct_size = sizeof(struct v4l2_m2m_buffer);
  632. src_vq->ops = &emmaprp_qops;
  633. src_vq->mem_ops = &vb2_dma_contig_memops;
  634. ret = vb2_queue_init(src_vq);
  635. if (ret)
  636. return ret;
  637. dst_vq->type = V4L2_BUF_TYPE_VIDEO_CAPTURE;
  638. dst_vq->io_modes = VB2_MMAP | VB2_USERPTR;
  639. dst_vq->drv_priv = ctx;
  640. dst_vq->buf_struct_size = sizeof(struct v4l2_m2m_buffer);
  641. dst_vq->ops = &emmaprp_qops;
  642. dst_vq->mem_ops = &vb2_dma_contig_memops;
  643. return vb2_queue_init(dst_vq);
  644. }
  645. /*
  646. * File operations
  647. */
  648. static int emmaprp_open(struct file *file)
  649. {
  650. struct emmaprp_dev *pcdev = video_drvdata(file);
  651. struct emmaprp_ctx *ctx;
  652. ctx = kzalloc(sizeof *ctx, GFP_KERNEL);
  653. if (!ctx)
  654. return -ENOMEM;
  655. file->private_data = ctx;
  656. ctx->dev = pcdev;
  657. if (mutex_lock_interruptible(&pcdev->dev_mutex)) {
  658. kfree(ctx);
  659. return -ERESTARTSYS;
  660. }
  661. ctx->m2m_ctx = v4l2_m2m_ctx_init(pcdev->m2m_dev, ctx, &queue_init);
  662. if (IS_ERR(ctx->m2m_ctx)) {
  663. int ret = PTR_ERR(ctx->m2m_ctx);
  664. mutex_unlock(&pcdev->dev_mutex);
  665. kfree(ctx);
  666. return ret;
  667. }
  668. clk_prepare_enable(pcdev->clk_emma_ipg);
  669. clk_prepare_enable(pcdev->clk_emma_ahb);
  670. ctx->q_data[V4L2_M2M_SRC].fmt = &formats[1];
  671. ctx->q_data[V4L2_M2M_DST].fmt = &formats[0];
  672. mutex_unlock(&pcdev->dev_mutex);
  673. dprintk(pcdev, "Created instance %p, m2m_ctx: %p\n", ctx, ctx->m2m_ctx);
  674. return 0;
  675. }
  676. static int emmaprp_release(struct file *file)
  677. {
  678. struct emmaprp_dev *pcdev = video_drvdata(file);
  679. struct emmaprp_ctx *ctx = file->private_data;
  680. dprintk(pcdev, "Releasing instance %p\n", ctx);
  681. mutex_lock(&pcdev->dev_mutex);
  682. clk_disable_unprepare(pcdev->clk_emma_ahb);
  683. clk_disable_unprepare(pcdev->clk_emma_ipg);
  684. v4l2_m2m_ctx_release(ctx->m2m_ctx);
  685. mutex_unlock(&pcdev->dev_mutex);
  686. kfree(ctx);
  687. return 0;
  688. }
  689. static unsigned int emmaprp_poll(struct file *file,
  690. struct poll_table_struct *wait)
  691. {
  692. struct emmaprp_dev *pcdev = video_drvdata(file);
  693. struct emmaprp_ctx *ctx = file->private_data;
  694. unsigned int res;
  695. mutex_lock(&pcdev->dev_mutex);
  696. res = v4l2_m2m_poll(file, ctx->m2m_ctx, wait);
  697. mutex_unlock(&pcdev->dev_mutex);
  698. return res;
  699. }
  700. static int emmaprp_mmap(struct file *file, struct vm_area_struct *vma)
  701. {
  702. struct emmaprp_dev *pcdev = video_drvdata(file);
  703. struct emmaprp_ctx *ctx = file->private_data;
  704. int ret;
  705. if (mutex_lock_interruptible(&pcdev->dev_mutex))
  706. return -ERESTARTSYS;
  707. ret = v4l2_m2m_mmap(file, ctx->m2m_ctx, vma);
  708. mutex_unlock(&pcdev->dev_mutex);
  709. return ret;
  710. }
  711. static const struct v4l2_file_operations emmaprp_fops = {
  712. .owner = THIS_MODULE,
  713. .open = emmaprp_open,
  714. .release = emmaprp_release,
  715. .poll = emmaprp_poll,
  716. .unlocked_ioctl = video_ioctl2,
  717. .mmap = emmaprp_mmap,
  718. };
  719. static struct video_device emmaprp_videodev = {
  720. .name = MEM2MEM_NAME,
  721. .fops = &emmaprp_fops,
  722. .ioctl_ops = &emmaprp_ioctl_ops,
  723. .minor = -1,
  724. .release = video_device_release,
  725. .vfl_dir = VFL_DIR_M2M,
  726. };
  727. static struct v4l2_m2m_ops m2m_ops = {
  728. .device_run = emmaprp_device_run,
  729. .job_abort = emmaprp_job_abort,
  730. .lock = emmaprp_lock,
  731. .unlock = emmaprp_unlock,
  732. };
  733. static int emmaprp_probe(struct platform_device *pdev)
  734. {
  735. struct emmaprp_dev *pcdev;
  736. struct video_device *vfd;
  737. struct resource *res_emma;
  738. int irq_emma;
  739. int ret;
  740. pcdev = devm_kzalloc(&pdev->dev, sizeof(*pcdev), GFP_KERNEL);
  741. if (!pcdev)
  742. return -ENOMEM;
  743. spin_lock_init(&pcdev->irqlock);
  744. pcdev->clk_emma_ipg = devm_clk_get(&pdev->dev, "ipg");
  745. if (IS_ERR(pcdev->clk_emma_ipg)) {
  746. return PTR_ERR(pcdev->clk_emma_ipg);
  747. }
  748. pcdev->clk_emma_ahb = devm_clk_get(&pdev->dev, "ahb");
  749. if (IS_ERR(pcdev->clk_emma_ahb))
  750. return PTR_ERR(pcdev->clk_emma_ahb);
  751. irq_emma = platform_get_irq(pdev, 0);
  752. res_emma = platform_get_resource(pdev, IORESOURCE_MEM, 0);
  753. if (irq_emma < 0 || res_emma == NULL) {
  754. dev_err(&pdev->dev, "Missing platform resources data\n");
  755. return -ENODEV;
  756. }
  757. ret = v4l2_device_register(&pdev->dev, &pcdev->v4l2_dev);
  758. if (ret)
  759. return ret;
  760. mutex_init(&pcdev->dev_mutex);
  761. vfd = video_device_alloc();
  762. if (!vfd) {
  763. v4l2_err(&pcdev->v4l2_dev, "Failed to allocate video device\n");
  764. ret = -ENOMEM;
  765. goto unreg_dev;
  766. }
  767. *vfd = emmaprp_videodev;
  768. vfd->lock = &pcdev->dev_mutex;
  769. video_set_drvdata(vfd, pcdev);
  770. snprintf(vfd->name, sizeof(vfd->name), "%s", emmaprp_videodev.name);
  771. pcdev->vfd = vfd;
  772. v4l2_info(&pcdev->v4l2_dev, EMMAPRP_MODULE_NAME
  773. " Device registered as /dev/video%d\n", vfd->num);
  774. platform_set_drvdata(pdev, pcdev);
  775. pcdev->base_emma = devm_ioremap_resource(&pdev->dev, res_emma);
  776. if (IS_ERR(pcdev->base_emma)) {
  777. ret = PTR_ERR(pcdev->base_emma);
  778. goto rel_vdev;
  779. }
  780. pcdev->irq_emma = irq_emma;
  781. pcdev->res_emma = res_emma;
  782. if (devm_request_irq(&pdev->dev, pcdev->irq_emma, emmaprp_irq,
  783. 0, MEM2MEM_NAME, pcdev) < 0) {
  784. ret = -ENODEV;
  785. goto rel_vdev;
  786. }
  787. pcdev->alloc_ctx = vb2_dma_contig_init_ctx(&pdev->dev);
  788. if (IS_ERR(pcdev->alloc_ctx)) {
  789. v4l2_err(&pcdev->v4l2_dev, "Failed to alloc vb2 context\n");
  790. ret = PTR_ERR(pcdev->alloc_ctx);
  791. goto rel_vdev;
  792. }
  793. pcdev->m2m_dev = v4l2_m2m_init(&m2m_ops);
  794. if (IS_ERR(pcdev->m2m_dev)) {
  795. v4l2_err(&pcdev->v4l2_dev, "Failed to init mem2mem device\n");
  796. ret = PTR_ERR(pcdev->m2m_dev);
  797. goto rel_ctx;
  798. }
  799. ret = video_register_device(vfd, VFL_TYPE_GRABBER, 0);
  800. if (ret) {
  801. v4l2_err(&pcdev->v4l2_dev, "Failed to register video device\n");
  802. goto rel_m2m;
  803. }
  804. return 0;
  805. rel_m2m:
  806. v4l2_m2m_release(pcdev->m2m_dev);
  807. rel_ctx:
  808. vb2_dma_contig_cleanup_ctx(pcdev->alloc_ctx);
  809. rel_vdev:
  810. video_device_release(vfd);
  811. unreg_dev:
  812. v4l2_device_unregister(&pcdev->v4l2_dev);
  813. return ret;
  814. }
  815. static int emmaprp_remove(struct platform_device *pdev)
  816. {
  817. struct emmaprp_dev *pcdev = platform_get_drvdata(pdev);
  818. v4l2_info(&pcdev->v4l2_dev, "Removing " EMMAPRP_MODULE_NAME);
  819. video_unregister_device(pcdev->vfd);
  820. v4l2_m2m_release(pcdev->m2m_dev);
  821. vb2_dma_contig_cleanup_ctx(pcdev->alloc_ctx);
  822. v4l2_device_unregister(&pcdev->v4l2_dev);
  823. return 0;
  824. }
  825. static struct platform_driver emmaprp_pdrv = {
  826. .probe = emmaprp_probe,
  827. .remove = emmaprp_remove,
  828. .driver = {
  829. .name = MEM2MEM_NAME,
  830. .owner = THIS_MODULE,
  831. },
  832. };
  833. module_platform_driver(emmaprp_pdrv);