radeon_drv.c 16 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488
  1. /**
  2. * \file radeon_drv.c
  3. * ATI Radeon driver
  4. *
  5. * \author Gareth Hughes <gareth@valinux.com>
  6. */
  7. /*
  8. * Copyright 2000 VA Linux Systems, Inc., Sunnyvale, California.
  9. * All Rights Reserved.
  10. *
  11. * Permission is hereby granted, free of charge, to any person obtaining a
  12. * copy of this software and associated documentation files (the "Software"),
  13. * to deal in the Software without restriction, including without limitation
  14. * the rights to use, copy, modify, merge, publish, distribute, sublicense,
  15. * and/or sell copies of the Software, and to permit persons to whom the
  16. * Software is furnished to do so, subject to the following conditions:
  17. *
  18. * The above copyright notice and this permission notice (including the next
  19. * paragraph) shall be included in all copies or substantial portions of the
  20. * Software.
  21. *
  22. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  23. * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  24. * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
  25. * VA LINUX SYSTEMS AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR
  26. * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
  27. * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
  28. * OTHER DEALINGS IN THE SOFTWARE.
  29. */
  30. #include <drm/drmP.h>
  31. #include <drm/radeon_drm.h>
  32. #include "radeon_drv.h"
  33. #include <drm/drm_pciids.h>
  34. #include <linux/console.h>
  35. #include <linux/module.h>
  36. /*
  37. * KMS wrapper.
  38. * - 2.0.0 - initial interface
  39. * - 2.1.0 - add square tiling interface
  40. * - 2.2.0 - add r6xx/r7xx const buffer support
  41. * - 2.3.0 - add MSPOS + 3D texture + r500 VAP regs
  42. * - 2.4.0 - add crtc id query
  43. * - 2.5.0 - add get accel 2 to work around ddx breakage for evergreen
  44. * - 2.6.0 - add tiling config query (r6xx+), add initial HiZ support (r300->r500)
  45. * 2.7.0 - fixups for r600 2D tiling support. (no external ABI change), add eg dyn gpr regs
  46. * 2.8.0 - pageflip support, r500 US_FORMAT regs. r500 ARGB2101010 colorbuf, r300->r500 CMASK, clock crystal query
  47. * 2.9.0 - r600 tiling (s3tc,rgtc) working, SET_PREDICATION packet 3 on r600 + eg, backend query
  48. * 2.10.0 - fusion 2D tiling
  49. * 2.11.0 - backend map, initial compute support for the CS checker
  50. * 2.12.0 - RADEON_CS_KEEP_TILING_FLAGS
  51. * 2.13.0 - virtual memory support, streamout
  52. * 2.14.0 - add evergreen tiling informations
  53. * 2.15.0 - add max_pipes query
  54. * 2.16.0 - fix evergreen 2D tiled surface calculation
  55. * 2.17.0 - add STRMOUT_BASE_UPDATE for r7xx
  56. * 2.18.0 - r600-eg: allow "invalid" DB formats
  57. * 2.19.0 - r600-eg: MSAA textures
  58. * 2.20.0 - r600-si: RADEON_INFO_TIMESTAMP query
  59. * 2.21.0 - r600-r700: FMASK and CMASK
  60. * 2.22.0 - r600 only: RESOLVE_BOX allowed
  61. * 2.23.0 - allow STRMOUT_BASE_UPDATE on RS780 and RS880
  62. * 2.24.0 - eg only: allow MIP_ADDRESS=0 for MSAA textures
  63. * 2.25.0 - eg+: new info request for num SE and num SH
  64. * 2.26.0 - r600-eg: fix htile size computation
  65. * 2.27.0 - r600-SI: Add CS ioctl support for async DMA
  66. * 2.28.0 - r600-eg: Add MEM_WRITE packet support
  67. * 2.29.0 - R500 FP16 color clear registers
  68. * 2.30.0 - fix for FMASK texturing
  69. */
  70. #define KMS_DRIVER_MAJOR 2
  71. #define KMS_DRIVER_MINOR 30
  72. #define KMS_DRIVER_PATCHLEVEL 0
  73. int radeon_driver_load_kms(struct drm_device *dev, unsigned long flags);
  74. int radeon_driver_unload_kms(struct drm_device *dev);
  75. int radeon_driver_firstopen_kms(struct drm_device *dev);
  76. void radeon_driver_lastclose_kms(struct drm_device *dev);
  77. int radeon_driver_open_kms(struct drm_device *dev, struct drm_file *file_priv);
  78. void radeon_driver_postclose_kms(struct drm_device *dev,
  79. struct drm_file *file_priv);
  80. void radeon_driver_preclose_kms(struct drm_device *dev,
  81. struct drm_file *file_priv);
  82. int radeon_suspend_kms(struct drm_device *dev, pm_message_t state);
  83. int radeon_resume_kms(struct drm_device *dev);
  84. u32 radeon_get_vblank_counter_kms(struct drm_device *dev, int crtc);
  85. int radeon_enable_vblank_kms(struct drm_device *dev, int crtc);
  86. void radeon_disable_vblank_kms(struct drm_device *dev, int crtc);
  87. int radeon_get_vblank_timestamp_kms(struct drm_device *dev, int crtc,
  88. int *max_error,
  89. struct timeval *vblank_time,
  90. unsigned flags);
  91. void radeon_driver_irq_preinstall_kms(struct drm_device *dev);
  92. int radeon_driver_irq_postinstall_kms(struct drm_device *dev);
  93. void radeon_driver_irq_uninstall_kms(struct drm_device *dev);
  94. irqreturn_t radeon_driver_irq_handler_kms(DRM_IRQ_ARGS);
  95. int radeon_dma_ioctl_kms(struct drm_device *dev, void *data,
  96. struct drm_file *file_priv);
  97. int radeon_gem_object_init(struct drm_gem_object *obj);
  98. void radeon_gem_object_free(struct drm_gem_object *obj);
  99. int radeon_gem_object_open(struct drm_gem_object *obj,
  100. struct drm_file *file_priv);
  101. void radeon_gem_object_close(struct drm_gem_object *obj,
  102. struct drm_file *file_priv);
  103. extern int radeon_get_crtc_scanoutpos(struct drm_device *dev, int crtc,
  104. int *vpos, int *hpos);
  105. extern struct drm_ioctl_desc radeon_ioctls_kms[];
  106. extern int radeon_max_kms_ioctl;
  107. int radeon_mmap(struct file *filp, struct vm_area_struct *vma);
  108. int radeon_mode_dumb_mmap(struct drm_file *filp,
  109. struct drm_device *dev,
  110. uint32_t handle, uint64_t *offset_p);
  111. int radeon_mode_dumb_create(struct drm_file *file_priv,
  112. struct drm_device *dev,
  113. struct drm_mode_create_dumb *args);
  114. int radeon_mode_dumb_destroy(struct drm_file *file_priv,
  115. struct drm_device *dev,
  116. uint32_t handle);
  117. struct sg_table *radeon_gem_prime_get_sg_table(struct drm_gem_object *obj);
  118. struct drm_gem_object *radeon_gem_prime_import_sg_table(struct drm_device *dev,
  119. size_t size,
  120. struct sg_table *sg);
  121. int radeon_gem_prime_pin(struct drm_gem_object *obj);
  122. void *radeon_gem_prime_vmap(struct drm_gem_object *obj);
  123. void radeon_gem_prime_vunmap(struct drm_gem_object *obj, void *vaddr);
  124. extern long radeon_kms_compat_ioctl(struct file *filp, unsigned int cmd,
  125. unsigned long arg);
  126. #if defined(CONFIG_DEBUG_FS)
  127. int radeon_debugfs_init(struct drm_minor *minor);
  128. void radeon_debugfs_cleanup(struct drm_minor *minor);
  129. #endif
  130. /* atpx handler */
  131. #if defined(CONFIG_VGA_SWITCHEROO)
  132. void radeon_register_atpx_handler(void);
  133. void radeon_unregister_atpx_handler(void);
  134. #else
  135. static inline void radeon_register_atpx_handler(void) {}
  136. static inline void radeon_unregister_atpx_handler(void) {}
  137. #endif
  138. int radeon_no_wb;
  139. int radeon_modeset = 1;
  140. int radeon_dynclks = -1;
  141. int radeon_r4xx_atom = 0;
  142. int radeon_agpmode = 0;
  143. int radeon_vram_limit = 0;
  144. int radeon_gart_size = 512; /* default gart size */
  145. int radeon_benchmarking = 0;
  146. int radeon_testing = 0;
  147. int radeon_connector_table = 0;
  148. int radeon_tv = 1;
  149. int radeon_audio = 0;
  150. int radeon_disp_priority = 0;
  151. int radeon_hw_i2c = 0;
  152. int radeon_pcie_gen2 = -1;
  153. int radeon_msi = -1;
  154. int radeon_lockup_timeout = 10000;
  155. MODULE_PARM_DESC(no_wb, "Disable AGP writeback for scratch registers");
  156. module_param_named(no_wb, radeon_no_wb, int, 0444);
  157. MODULE_PARM_DESC(modeset, "Disable/Enable modesetting");
  158. module_param_named(modeset, radeon_modeset, int, 0400);
  159. MODULE_PARM_DESC(dynclks, "Disable/Enable dynamic clocks");
  160. module_param_named(dynclks, radeon_dynclks, int, 0444);
  161. MODULE_PARM_DESC(r4xx_atom, "Enable ATOMBIOS modesetting for R4xx");
  162. module_param_named(r4xx_atom, radeon_r4xx_atom, int, 0444);
  163. MODULE_PARM_DESC(vramlimit, "Restrict VRAM for testing");
  164. module_param_named(vramlimit, radeon_vram_limit, int, 0600);
  165. MODULE_PARM_DESC(agpmode, "AGP Mode (-1 == PCI)");
  166. module_param_named(agpmode, radeon_agpmode, int, 0444);
  167. MODULE_PARM_DESC(gartsize, "Size of PCIE/IGP gart to setup in megabytes (32, 64, etc)");
  168. module_param_named(gartsize, radeon_gart_size, int, 0600);
  169. MODULE_PARM_DESC(benchmark, "Run benchmark");
  170. module_param_named(benchmark, radeon_benchmarking, int, 0444);
  171. MODULE_PARM_DESC(test, "Run tests");
  172. module_param_named(test, radeon_testing, int, 0444);
  173. MODULE_PARM_DESC(connector_table, "Force connector table");
  174. module_param_named(connector_table, radeon_connector_table, int, 0444);
  175. MODULE_PARM_DESC(tv, "TV enable (0 = disable)");
  176. module_param_named(tv, radeon_tv, int, 0444);
  177. MODULE_PARM_DESC(audio, "Audio enable (1 = enable)");
  178. module_param_named(audio, radeon_audio, int, 0444);
  179. MODULE_PARM_DESC(disp_priority, "Display Priority (0 = auto, 1 = normal, 2 = high)");
  180. module_param_named(disp_priority, radeon_disp_priority, int, 0444);
  181. MODULE_PARM_DESC(hw_i2c, "hw i2c engine enable (0 = disable)");
  182. module_param_named(hw_i2c, radeon_hw_i2c, int, 0444);
  183. MODULE_PARM_DESC(pcie_gen2, "PCIE Gen2 mode (-1 = auto, 0 = disable, 1 = enable)");
  184. module_param_named(pcie_gen2, radeon_pcie_gen2, int, 0444);
  185. MODULE_PARM_DESC(msi, "MSI support (1 = enable, 0 = disable, -1 = auto)");
  186. module_param_named(msi, radeon_msi, int, 0444);
  187. MODULE_PARM_DESC(lockup_timeout, "GPU lockup timeout in ms (defaul 10000 = 10 seconds, 0 = disable)");
  188. module_param_named(lockup_timeout, radeon_lockup_timeout, int, 0444);
  189. static struct pci_device_id pciidlist[] = {
  190. radeon_PCI_IDS
  191. };
  192. MODULE_DEVICE_TABLE(pci, pciidlist);
  193. #ifdef CONFIG_DRM_RADEON_UMS
  194. static int radeon_suspend(struct drm_device *dev, pm_message_t state)
  195. {
  196. drm_radeon_private_t *dev_priv = dev->dev_private;
  197. if ((dev_priv->flags & RADEON_FAMILY_MASK) >= CHIP_R600)
  198. return 0;
  199. /* Disable *all* interrupts */
  200. if ((dev_priv->flags & RADEON_FAMILY_MASK) >= CHIP_RS600)
  201. RADEON_WRITE(R500_DxMODE_INT_MASK, 0);
  202. RADEON_WRITE(RADEON_GEN_INT_CNTL, 0);
  203. return 0;
  204. }
  205. static int radeon_resume(struct drm_device *dev)
  206. {
  207. drm_radeon_private_t *dev_priv = dev->dev_private;
  208. if ((dev_priv->flags & RADEON_FAMILY_MASK) >= CHIP_R600)
  209. return 0;
  210. /* Restore interrupt registers */
  211. if ((dev_priv->flags & RADEON_FAMILY_MASK) >= CHIP_RS600)
  212. RADEON_WRITE(R500_DxMODE_INT_MASK, dev_priv->r500_disp_irq_reg);
  213. RADEON_WRITE(RADEON_GEN_INT_CNTL, dev_priv->irq_enable_reg);
  214. return 0;
  215. }
  216. static const struct file_operations radeon_driver_old_fops = {
  217. .owner = THIS_MODULE,
  218. .open = drm_open,
  219. .release = drm_release,
  220. .unlocked_ioctl = drm_ioctl,
  221. .mmap = drm_mmap,
  222. .poll = drm_poll,
  223. .fasync = drm_fasync,
  224. .read = drm_read,
  225. #ifdef CONFIG_COMPAT
  226. .compat_ioctl = radeon_compat_ioctl,
  227. #endif
  228. .llseek = noop_llseek,
  229. };
  230. static struct drm_driver driver_old = {
  231. .driver_features =
  232. DRIVER_USE_AGP | DRIVER_USE_MTRR | DRIVER_PCI_DMA | DRIVER_SG |
  233. DRIVER_HAVE_IRQ | DRIVER_HAVE_DMA | DRIVER_IRQ_SHARED,
  234. .dev_priv_size = sizeof(drm_radeon_buf_priv_t),
  235. .load = radeon_driver_load,
  236. .firstopen = radeon_driver_firstopen,
  237. .open = radeon_driver_open,
  238. .preclose = radeon_driver_preclose,
  239. .postclose = radeon_driver_postclose,
  240. .lastclose = radeon_driver_lastclose,
  241. .unload = radeon_driver_unload,
  242. .suspend = radeon_suspend,
  243. .resume = radeon_resume,
  244. .get_vblank_counter = radeon_get_vblank_counter,
  245. .enable_vblank = radeon_enable_vblank,
  246. .disable_vblank = radeon_disable_vblank,
  247. .master_create = radeon_master_create,
  248. .master_destroy = radeon_master_destroy,
  249. .irq_preinstall = radeon_driver_irq_preinstall,
  250. .irq_postinstall = radeon_driver_irq_postinstall,
  251. .irq_uninstall = radeon_driver_irq_uninstall,
  252. .irq_handler = radeon_driver_irq_handler,
  253. .ioctls = radeon_ioctls,
  254. .dma_ioctl = radeon_cp_buffers,
  255. .fops = &radeon_driver_old_fops,
  256. .name = DRIVER_NAME,
  257. .desc = DRIVER_DESC,
  258. .date = DRIVER_DATE,
  259. .major = DRIVER_MAJOR,
  260. .minor = DRIVER_MINOR,
  261. .patchlevel = DRIVER_PATCHLEVEL,
  262. };
  263. #endif
  264. static struct drm_driver kms_driver;
  265. static int radeon_kick_out_firmware_fb(struct pci_dev *pdev)
  266. {
  267. struct apertures_struct *ap;
  268. bool primary = false;
  269. ap = alloc_apertures(1);
  270. if (!ap)
  271. return -ENOMEM;
  272. ap->ranges[0].base = pci_resource_start(pdev, 0);
  273. ap->ranges[0].size = pci_resource_len(pdev, 0);
  274. #ifdef CONFIG_X86
  275. primary = pdev->resource[PCI_ROM_RESOURCE].flags & IORESOURCE_ROM_SHADOW;
  276. #endif
  277. remove_conflicting_framebuffers(ap, "radeondrmfb", primary);
  278. kfree(ap);
  279. return 0;
  280. }
  281. static int radeon_pci_probe(struct pci_dev *pdev,
  282. const struct pci_device_id *ent)
  283. {
  284. int ret;
  285. /* Get rid of things like offb */
  286. ret = radeon_kick_out_firmware_fb(pdev);
  287. if (ret)
  288. return ret;
  289. return drm_get_pci_dev(pdev, ent, &kms_driver);
  290. }
  291. static void
  292. radeon_pci_remove(struct pci_dev *pdev)
  293. {
  294. struct drm_device *dev = pci_get_drvdata(pdev);
  295. drm_put_dev(dev);
  296. }
  297. static int
  298. radeon_pci_suspend(struct pci_dev *pdev, pm_message_t state)
  299. {
  300. struct drm_device *dev = pci_get_drvdata(pdev);
  301. return radeon_suspend_kms(dev, state);
  302. }
  303. static int
  304. radeon_pci_resume(struct pci_dev *pdev)
  305. {
  306. struct drm_device *dev = pci_get_drvdata(pdev);
  307. return radeon_resume_kms(dev);
  308. }
  309. static const struct file_operations radeon_driver_kms_fops = {
  310. .owner = THIS_MODULE,
  311. .open = drm_open,
  312. .release = drm_release,
  313. .unlocked_ioctl = drm_ioctl,
  314. .mmap = radeon_mmap,
  315. .poll = drm_poll,
  316. .fasync = drm_fasync,
  317. .read = drm_read,
  318. #ifdef CONFIG_COMPAT
  319. .compat_ioctl = radeon_kms_compat_ioctl,
  320. #endif
  321. };
  322. static struct drm_driver kms_driver = {
  323. .driver_features =
  324. DRIVER_USE_AGP | DRIVER_USE_MTRR | DRIVER_PCI_DMA | DRIVER_SG |
  325. DRIVER_HAVE_IRQ | DRIVER_HAVE_DMA | DRIVER_IRQ_SHARED | DRIVER_GEM |
  326. DRIVER_PRIME,
  327. .dev_priv_size = 0,
  328. .load = radeon_driver_load_kms,
  329. .firstopen = radeon_driver_firstopen_kms,
  330. .open = radeon_driver_open_kms,
  331. .preclose = radeon_driver_preclose_kms,
  332. .postclose = radeon_driver_postclose_kms,
  333. .lastclose = radeon_driver_lastclose_kms,
  334. .unload = radeon_driver_unload_kms,
  335. .suspend = radeon_suspend_kms,
  336. .resume = radeon_resume_kms,
  337. .get_vblank_counter = radeon_get_vblank_counter_kms,
  338. .enable_vblank = radeon_enable_vblank_kms,
  339. .disable_vblank = radeon_disable_vblank_kms,
  340. .get_vblank_timestamp = radeon_get_vblank_timestamp_kms,
  341. .get_scanout_position = radeon_get_crtc_scanoutpos,
  342. #if defined(CONFIG_DEBUG_FS)
  343. .debugfs_init = radeon_debugfs_init,
  344. .debugfs_cleanup = radeon_debugfs_cleanup,
  345. #endif
  346. .irq_preinstall = radeon_driver_irq_preinstall_kms,
  347. .irq_postinstall = radeon_driver_irq_postinstall_kms,
  348. .irq_uninstall = radeon_driver_irq_uninstall_kms,
  349. .irq_handler = radeon_driver_irq_handler_kms,
  350. .ioctls = radeon_ioctls_kms,
  351. .gem_init_object = radeon_gem_object_init,
  352. .gem_free_object = radeon_gem_object_free,
  353. .gem_open_object = radeon_gem_object_open,
  354. .gem_close_object = radeon_gem_object_close,
  355. .dma_ioctl = radeon_dma_ioctl_kms,
  356. .dumb_create = radeon_mode_dumb_create,
  357. .dumb_map_offset = radeon_mode_dumb_mmap,
  358. .dumb_destroy = radeon_mode_dumb_destroy,
  359. .fops = &radeon_driver_kms_fops,
  360. .prime_handle_to_fd = drm_gem_prime_handle_to_fd,
  361. .prime_fd_to_handle = drm_gem_prime_fd_to_handle,
  362. .gem_prime_export = drm_gem_prime_export,
  363. .gem_prime_import = drm_gem_prime_import,
  364. .gem_prime_pin = radeon_gem_prime_pin,
  365. .gem_prime_get_sg_table = radeon_gem_prime_get_sg_table,
  366. .gem_prime_import_sg_table = radeon_gem_prime_import_sg_table,
  367. .gem_prime_vmap = radeon_gem_prime_vmap,
  368. .gem_prime_vunmap = radeon_gem_prime_vunmap,
  369. .name = DRIVER_NAME,
  370. .desc = DRIVER_DESC,
  371. .date = DRIVER_DATE,
  372. .major = KMS_DRIVER_MAJOR,
  373. .minor = KMS_DRIVER_MINOR,
  374. .patchlevel = KMS_DRIVER_PATCHLEVEL,
  375. };
  376. static struct drm_driver *driver;
  377. static struct pci_driver *pdriver;
  378. #ifdef CONFIG_DRM_RADEON_UMS
  379. static struct pci_driver radeon_pci_driver = {
  380. .name = DRIVER_NAME,
  381. .id_table = pciidlist,
  382. };
  383. #endif
  384. static struct pci_driver radeon_kms_pci_driver = {
  385. .name = DRIVER_NAME,
  386. .id_table = pciidlist,
  387. .probe = radeon_pci_probe,
  388. .remove = radeon_pci_remove,
  389. .suspend = radeon_pci_suspend,
  390. .resume = radeon_pci_resume,
  391. };
  392. static int __init radeon_init(void)
  393. {
  394. if (radeon_modeset == 1) {
  395. DRM_INFO("radeon kernel modesetting enabled.\n");
  396. driver = &kms_driver;
  397. pdriver = &radeon_kms_pci_driver;
  398. driver->driver_features |= DRIVER_MODESET;
  399. driver->num_ioctls = radeon_max_kms_ioctl;
  400. radeon_register_atpx_handler();
  401. } else {
  402. #ifdef CONFIG_DRM_RADEON_UMS
  403. DRM_INFO("radeon userspace modesetting enabled.\n");
  404. driver = &driver_old;
  405. pdriver = &radeon_pci_driver;
  406. driver->driver_features &= ~DRIVER_MODESET;
  407. driver->num_ioctls = radeon_max_ioctl;
  408. #else
  409. DRM_ERROR("No UMS support in radeon module!\n");
  410. return -EINVAL;
  411. #endif
  412. }
  413. /* let modprobe override vga console setting */
  414. return drm_pci_init(driver, pdriver);
  415. }
  416. static void __exit radeon_exit(void)
  417. {
  418. drm_pci_exit(driver, pdriver);
  419. radeon_unregister_atpx_handler();
  420. }
  421. module_init(radeon_init);
  422. module_exit(radeon_exit);
  423. MODULE_AUTHOR(DRIVER_AUTHOR);
  424. MODULE_DESCRIPTION(DRIVER_DESC);
  425. MODULE_LICENSE("GPL and additional rights");