psb_drv.c 19 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692
  1. /**************************************************************************
  2. * Copyright (c) 2007-2011, Intel Corporation.
  3. * All Rights Reserved.
  4. * Copyright (c) 2008, Tungsten Graphics, Inc. Cedar Park, TX., USA.
  5. * All Rights Reserved.
  6. *
  7. * This program is free software; you can redistribute it and/or modify it
  8. * under the terms and conditions of the GNU General Public License,
  9. * version 2, as published by the Free Software Foundation.
  10. *
  11. * This program is distributed in the hope it will be useful, but WITHOUT
  12. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  13. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  14. * more details.
  15. *
  16. * You should have received a copy of the GNU General Public License along with
  17. * this program; if not, write to the Free Software Foundation, Inc.,
  18. * 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
  19. *
  20. **************************************************************************/
  21. #include <drm/drmP.h>
  22. #include <drm/drm.h>
  23. #include <drm/gma_drm.h>
  24. #include "psb_drv.h"
  25. #include "framebuffer.h"
  26. #include "psb_reg.h"
  27. #include "psb_intel_reg.h"
  28. #include "intel_bios.h"
  29. #include "mid_bios.h"
  30. #include <drm/drm_pciids.h>
  31. #include "power.h"
  32. #include <linux/cpu.h>
  33. #include <linux/notifier.h>
  34. #include <linux/spinlock.h>
  35. #include <linux/pm_runtime.h>
  36. #include <acpi/video.h>
  37. #include <linux/module.h>
  38. static int drm_psb_trap_pagefaults;
  39. static int psb_probe(struct pci_dev *pdev, const struct pci_device_id *ent);
  40. MODULE_PARM_DESC(trap_pagefaults, "Error and reset on MMU pagefaults");
  41. module_param_named(trap_pagefaults, drm_psb_trap_pagefaults, int, 0600);
  42. static DEFINE_PCI_DEVICE_TABLE(pciidlist) = {
  43. { 0x8086, 0x8108, PCI_ANY_ID, PCI_ANY_ID, 0, 0, (long) &psb_chip_ops },
  44. { 0x8086, 0x8109, PCI_ANY_ID, PCI_ANY_ID, 0, 0, (long) &psb_chip_ops },
  45. #if defined(CONFIG_DRM_GMA600)
  46. { 0x8086, 0x4100, PCI_ANY_ID, PCI_ANY_ID, 0, 0, (long) &oaktrail_chip_ops},
  47. { 0x8086, 0x4101, PCI_ANY_ID, PCI_ANY_ID, 0, 0, (long) &oaktrail_chip_ops},
  48. { 0x8086, 0x4102, PCI_ANY_ID, PCI_ANY_ID, 0, 0, (long) &oaktrail_chip_ops},
  49. { 0x8086, 0x4103, PCI_ANY_ID, PCI_ANY_ID, 0, 0, (long) &oaktrail_chip_ops},
  50. { 0x8086, 0x4104, PCI_ANY_ID, PCI_ANY_ID, 0, 0, (long) &oaktrail_chip_ops},
  51. { 0x8086, 0x4105, PCI_ANY_ID, PCI_ANY_ID, 0, 0, (long) &oaktrail_chip_ops},
  52. { 0x8086, 0x4106, PCI_ANY_ID, PCI_ANY_ID, 0, 0, (long) &oaktrail_chip_ops},
  53. { 0x8086, 0x4107, PCI_ANY_ID, PCI_ANY_ID, 0, 0, (long) &oaktrail_chip_ops},
  54. /* Atom E620 */
  55. { 0x8086, 0x4108, PCI_ANY_ID, PCI_ANY_ID, 0, 0, (long) &oaktrail_chip_ops},
  56. #endif
  57. #if defined(CONFIG_DRM_MEDFIELD)
  58. {0x8086, 0x0130, PCI_ANY_ID, PCI_ANY_ID, 0, 0, (long) &mdfld_chip_ops},
  59. {0x8086, 0x0131, PCI_ANY_ID, PCI_ANY_ID, 0, 0, (long) &mdfld_chip_ops},
  60. {0x8086, 0x0132, PCI_ANY_ID, PCI_ANY_ID, 0, 0, (long) &mdfld_chip_ops},
  61. {0x8086, 0x0133, PCI_ANY_ID, PCI_ANY_ID, 0, 0, (long) &mdfld_chip_ops},
  62. {0x8086, 0x0134, PCI_ANY_ID, PCI_ANY_ID, 0, 0, (long) &mdfld_chip_ops},
  63. {0x8086, 0x0135, PCI_ANY_ID, PCI_ANY_ID, 0, 0, (long) &mdfld_chip_ops},
  64. {0x8086, 0x0136, PCI_ANY_ID, PCI_ANY_ID, 0, 0, (long) &mdfld_chip_ops},
  65. {0x8086, 0x0137, PCI_ANY_ID, PCI_ANY_ID, 0, 0, (long) &mdfld_chip_ops},
  66. #endif
  67. #if defined(CONFIG_DRM_GMA3600)
  68. { 0x8086, 0x0be0, PCI_ANY_ID, PCI_ANY_ID, 0, 0, (long) &cdv_chip_ops},
  69. { 0x8086, 0x0be1, PCI_ANY_ID, PCI_ANY_ID, 0, 0, (long) &cdv_chip_ops},
  70. { 0x8086, 0x0be2, PCI_ANY_ID, PCI_ANY_ID, 0, 0, (long) &cdv_chip_ops},
  71. { 0x8086, 0x0be3, PCI_ANY_ID, PCI_ANY_ID, 0, 0, (long) &cdv_chip_ops},
  72. { 0x8086, 0x0be4, PCI_ANY_ID, PCI_ANY_ID, 0, 0, (long) &cdv_chip_ops},
  73. { 0x8086, 0x0be5, PCI_ANY_ID, PCI_ANY_ID, 0, 0, (long) &cdv_chip_ops},
  74. { 0x8086, 0x0be6, PCI_ANY_ID, PCI_ANY_ID, 0, 0, (long) &cdv_chip_ops},
  75. { 0x8086, 0x0be7, PCI_ANY_ID, PCI_ANY_ID, 0, 0, (long) &cdv_chip_ops},
  76. { 0x8086, 0x0be8, PCI_ANY_ID, PCI_ANY_ID, 0, 0, (long) &cdv_chip_ops},
  77. { 0x8086, 0x0be9, PCI_ANY_ID, PCI_ANY_ID, 0, 0, (long) &cdv_chip_ops},
  78. { 0x8086, 0x0bea, PCI_ANY_ID, PCI_ANY_ID, 0, 0, (long) &cdv_chip_ops},
  79. { 0x8086, 0x0beb, PCI_ANY_ID, PCI_ANY_ID, 0, 0, (long) &cdv_chip_ops},
  80. { 0x8086, 0x0bec, PCI_ANY_ID, PCI_ANY_ID, 0, 0, (long) &cdv_chip_ops},
  81. { 0x8086, 0x0bed, PCI_ANY_ID, PCI_ANY_ID, 0, 0, (long) &cdv_chip_ops},
  82. { 0x8086, 0x0bee, PCI_ANY_ID, PCI_ANY_ID, 0, 0, (long) &cdv_chip_ops},
  83. { 0x8086, 0x0bef, PCI_ANY_ID, PCI_ANY_ID, 0, 0, (long) &cdv_chip_ops},
  84. #endif
  85. { 0, }
  86. };
  87. MODULE_DEVICE_TABLE(pci, pciidlist);
  88. /*
  89. * Standard IOCTLs.
  90. */
  91. #define DRM_IOCTL_GMA_ADB \
  92. DRM_IOWR(DRM_GMA_ADB + DRM_COMMAND_BASE, uint32_t)
  93. #define DRM_IOCTL_GMA_MODE_OPERATION \
  94. DRM_IOWR(DRM_GMA_MODE_OPERATION + DRM_COMMAND_BASE, \
  95. struct drm_psb_mode_operation_arg)
  96. #define DRM_IOCTL_GMA_STOLEN_MEMORY \
  97. DRM_IOWR(DRM_GMA_STOLEN_MEMORY + DRM_COMMAND_BASE, \
  98. struct drm_psb_stolen_memory_arg)
  99. #define DRM_IOCTL_GMA_GAMMA \
  100. DRM_IOWR(DRM_GMA_GAMMA + DRM_COMMAND_BASE, \
  101. struct drm_psb_dpst_lut_arg)
  102. #define DRM_IOCTL_GMA_DPST_BL \
  103. DRM_IOWR(DRM_GMA_DPST_BL + DRM_COMMAND_BASE, \
  104. uint32_t)
  105. #define DRM_IOCTL_GMA_GET_PIPE_FROM_CRTC_ID \
  106. DRM_IOWR(DRM_GMA_GET_PIPE_FROM_CRTC_ID + DRM_COMMAND_BASE, \
  107. struct drm_psb_get_pipe_from_crtc_id_arg)
  108. #define DRM_IOCTL_GMA_GEM_CREATE \
  109. DRM_IOWR(DRM_GMA_GEM_CREATE + DRM_COMMAND_BASE, \
  110. struct drm_psb_gem_create)
  111. #define DRM_IOCTL_GMA_GEM_MMAP \
  112. DRM_IOWR(DRM_GMA_GEM_MMAP + DRM_COMMAND_BASE, \
  113. struct drm_psb_gem_mmap)
  114. static int psb_adb_ioctl(struct drm_device *dev, void *data,
  115. struct drm_file *file_priv);
  116. static int psb_mode_operation_ioctl(struct drm_device *dev, void *data,
  117. struct drm_file *file_priv);
  118. static int psb_stolen_memory_ioctl(struct drm_device *dev, void *data,
  119. struct drm_file *file_priv);
  120. static int psb_gamma_ioctl(struct drm_device *dev, void *data,
  121. struct drm_file *file_priv);
  122. static int psb_dpst_bl_ioctl(struct drm_device *dev, void *data,
  123. struct drm_file *file_priv);
  124. static struct drm_ioctl_desc psb_ioctls[] = {
  125. DRM_IOCTL_DEF_DRV(GMA_ADB, psb_adb_ioctl, DRM_AUTH),
  126. DRM_IOCTL_DEF_DRV(GMA_MODE_OPERATION, psb_mode_operation_ioctl,
  127. DRM_AUTH),
  128. DRM_IOCTL_DEF_DRV(GMA_STOLEN_MEMORY, psb_stolen_memory_ioctl,
  129. DRM_AUTH),
  130. DRM_IOCTL_DEF_DRV(GMA_GAMMA, psb_gamma_ioctl, DRM_AUTH),
  131. DRM_IOCTL_DEF_DRV(GMA_DPST_BL, psb_dpst_bl_ioctl, DRM_AUTH),
  132. DRM_IOCTL_DEF_DRV(GMA_GET_PIPE_FROM_CRTC_ID,
  133. psb_intel_get_pipe_from_crtc_id, 0),
  134. DRM_IOCTL_DEF_DRV(GMA_GEM_CREATE, psb_gem_create_ioctl,
  135. DRM_UNLOCKED | DRM_AUTH),
  136. DRM_IOCTL_DEF_DRV(GMA_GEM_MMAP, psb_gem_mmap_ioctl,
  137. DRM_UNLOCKED | DRM_AUTH),
  138. };
  139. static void psb_lastclose(struct drm_device *dev)
  140. {
  141. int ret;
  142. struct drm_psb_private *dev_priv = dev->dev_private;
  143. struct psb_fbdev *fbdev = dev_priv->fbdev;
  144. drm_modeset_lock_all(dev);
  145. ret = drm_fb_helper_restore_fbdev_mode(&fbdev->psb_fb_helper);
  146. if (ret)
  147. DRM_DEBUG("failed to restore crtc mode\n");
  148. drm_modeset_unlock_all(dev);
  149. return;
  150. }
  151. static int psb_do_init(struct drm_device *dev)
  152. {
  153. struct drm_psb_private *dev_priv = dev->dev_private;
  154. struct psb_gtt *pg = &dev_priv->gtt;
  155. uint32_t stolen_gtt;
  156. int ret = -ENOMEM;
  157. if (pg->mmu_gatt_start & 0x0FFFFFFF) {
  158. dev_err(dev->dev, "Gatt must be 256M aligned. This is a bug.\n");
  159. ret = -EINVAL;
  160. goto out_err;
  161. }
  162. stolen_gtt = (pg->stolen_size >> PAGE_SHIFT) * 4;
  163. stolen_gtt = (stolen_gtt + PAGE_SIZE - 1) >> PAGE_SHIFT;
  164. stolen_gtt =
  165. (stolen_gtt < pg->gtt_pages) ? stolen_gtt : pg->gtt_pages;
  166. dev_priv->gatt_free_offset = pg->mmu_gatt_start +
  167. (stolen_gtt << PAGE_SHIFT) * 1024;
  168. spin_lock_init(&dev_priv->irqmask_lock);
  169. spin_lock_init(&dev_priv->lock_2d);
  170. PSB_WSGX32(0x00000000, PSB_CR_BIF_BANK0);
  171. PSB_WSGX32(0x00000000, PSB_CR_BIF_BANK1);
  172. PSB_RSGX32(PSB_CR_BIF_BANK1);
  173. PSB_WSGX32(PSB_RSGX32(PSB_CR_BIF_CTRL) | _PSB_MMU_ER_MASK,
  174. PSB_CR_BIF_CTRL);
  175. psb_spank(dev_priv);
  176. /* mmu_gatt ?? */
  177. PSB_WSGX32(pg->gatt_start, PSB_CR_BIF_TWOD_REQ_BASE);
  178. return 0;
  179. out_err:
  180. return ret;
  181. }
  182. static int psb_driver_unload(struct drm_device *dev)
  183. {
  184. struct drm_psb_private *dev_priv = dev->dev_private;
  185. /* Kill vblank etc here */
  186. if (dev_priv) {
  187. if (dev_priv->backlight_device)
  188. gma_backlight_exit(dev);
  189. psb_modeset_cleanup(dev);
  190. if (dev_priv->ops->chip_teardown)
  191. dev_priv->ops->chip_teardown(dev);
  192. psb_intel_opregion_fini(dev);
  193. if (dev_priv->pf_pd) {
  194. psb_mmu_free_pagedir(dev_priv->pf_pd);
  195. dev_priv->pf_pd = NULL;
  196. }
  197. if (dev_priv->mmu) {
  198. struct psb_gtt *pg = &dev_priv->gtt;
  199. down_read(&pg->sem);
  200. psb_mmu_remove_pfn_sequence(
  201. psb_mmu_get_default_pd
  202. (dev_priv->mmu),
  203. pg->mmu_gatt_start,
  204. dev_priv->vram_stolen_size >> PAGE_SHIFT);
  205. up_read(&pg->sem);
  206. psb_mmu_driver_takedown(dev_priv->mmu);
  207. dev_priv->mmu = NULL;
  208. }
  209. psb_gtt_takedown(dev);
  210. if (dev_priv->scratch_page) {
  211. set_pages_wb(dev_priv->scratch_page, 1);
  212. __free_page(dev_priv->scratch_page);
  213. dev_priv->scratch_page = NULL;
  214. }
  215. if (dev_priv->vdc_reg) {
  216. iounmap(dev_priv->vdc_reg);
  217. dev_priv->vdc_reg = NULL;
  218. }
  219. if (dev_priv->sgx_reg) {
  220. iounmap(dev_priv->sgx_reg);
  221. dev_priv->sgx_reg = NULL;
  222. }
  223. /* Destroy VBT data */
  224. psb_intel_destroy_bios(dev);
  225. kfree(dev_priv);
  226. dev->dev_private = NULL;
  227. }
  228. gma_power_uninit(dev);
  229. return 0;
  230. }
  231. static int psb_driver_load(struct drm_device *dev, unsigned long chipset)
  232. {
  233. struct drm_psb_private *dev_priv;
  234. unsigned long resource_start;
  235. unsigned long irqflags;
  236. int ret = -ENOMEM;
  237. struct drm_connector *connector;
  238. struct psb_intel_encoder *psb_intel_encoder;
  239. dev_priv = kzalloc(sizeof(*dev_priv), GFP_KERNEL);
  240. if (dev_priv == NULL)
  241. return -ENOMEM;
  242. dev_priv->ops = (struct psb_ops *)chipset;
  243. dev_priv->dev = dev;
  244. dev->dev_private = (void *) dev_priv;
  245. pci_set_master(dev->pdev);
  246. dev_priv->num_pipe = dev_priv->ops->pipes;
  247. resource_start = pci_resource_start(dev->pdev, PSB_MMIO_RESOURCE);
  248. dev_priv->vdc_reg =
  249. ioremap(resource_start + PSB_VDC_OFFSET, PSB_VDC_SIZE);
  250. if (!dev_priv->vdc_reg)
  251. goto out_err;
  252. dev_priv->sgx_reg = ioremap(resource_start + dev_priv->ops->sgx_offset,
  253. PSB_SGX_SIZE);
  254. if (!dev_priv->sgx_reg)
  255. goto out_err;
  256. psb_intel_opregion_setup(dev);
  257. ret = dev_priv->ops->chip_setup(dev);
  258. if (ret)
  259. goto out_err;
  260. /* Init OSPM support */
  261. gma_power_init(dev);
  262. ret = -ENOMEM;
  263. dev_priv->scratch_page = alloc_page(GFP_DMA32 | __GFP_ZERO);
  264. if (!dev_priv->scratch_page)
  265. goto out_err;
  266. set_pages_uc(dev_priv->scratch_page, 1);
  267. ret = psb_gtt_init(dev, 0);
  268. if (ret)
  269. goto out_err;
  270. dev_priv->mmu = psb_mmu_driver_init((void *)0,
  271. drm_psb_trap_pagefaults, 0,
  272. dev_priv);
  273. if (!dev_priv->mmu)
  274. goto out_err;
  275. dev_priv->pf_pd = psb_mmu_alloc_pd(dev_priv->mmu, 1, 0);
  276. if (!dev_priv->pf_pd)
  277. goto out_err;
  278. psb_mmu_set_pd_context(psb_mmu_get_default_pd(dev_priv->mmu), 0);
  279. psb_mmu_set_pd_context(dev_priv->pf_pd, 1);
  280. ret = psb_do_init(dev);
  281. if (ret)
  282. return ret;
  283. PSB_WSGX32(0x20000000, PSB_CR_PDS_EXEC_BASE);
  284. PSB_WSGX32(0x30000000, PSB_CR_BIF_3D_REQ_BASE);
  285. acpi_video_register();
  286. ret = drm_vblank_init(dev, dev_priv->num_pipe);
  287. if (ret)
  288. goto out_err;
  289. /*
  290. * Install interrupt handlers prior to powering off SGX or else we will
  291. * crash.
  292. */
  293. dev_priv->vdc_irq_mask = 0;
  294. dev_priv->pipestat[0] = 0;
  295. dev_priv->pipestat[1] = 0;
  296. dev_priv->pipestat[2] = 0;
  297. spin_lock_irqsave(&dev_priv->irqmask_lock, irqflags);
  298. PSB_WVDC32(0xFFFFFFFF, PSB_HWSTAM);
  299. PSB_WVDC32(0x00000000, PSB_INT_ENABLE_R);
  300. PSB_WVDC32(0xFFFFFFFF, PSB_INT_MASK_R);
  301. spin_unlock_irqrestore(&dev_priv->irqmask_lock, irqflags);
  302. drm_irq_install(dev);
  303. dev->vblank_disable_allowed = 1;
  304. dev->max_vblank_count = 0xffffff; /* only 24 bits of frame count */
  305. dev->driver->get_vblank_counter = psb_get_vblank_counter;
  306. psb_modeset_init(dev);
  307. psb_fbdev_init(dev);
  308. drm_kms_helper_poll_init(dev);
  309. /* Only add backlight support if we have LVDS output */
  310. list_for_each_entry(connector, &dev->mode_config.connector_list,
  311. head) {
  312. psb_intel_encoder = psb_intel_attached_encoder(connector);
  313. switch (psb_intel_encoder->type) {
  314. case INTEL_OUTPUT_LVDS:
  315. case INTEL_OUTPUT_MIPI:
  316. ret = gma_backlight_init(dev);
  317. break;
  318. }
  319. }
  320. if (ret)
  321. return ret;
  322. psb_intel_opregion_enable_asle(dev);
  323. #if 0
  324. /*enable runtime pm at last*/
  325. pm_runtime_enable(&dev->pdev->dev);
  326. pm_runtime_set_active(&dev->pdev->dev);
  327. #endif
  328. /*Intel drm driver load is done, continue doing pvr load*/
  329. return 0;
  330. out_err:
  331. psb_driver_unload(dev);
  332. return ret;
  333. }
  334. static int psb_driver_device_is_agp(struct drm_device *dev)
  335. {
  336. return 0;
  337. }
  338. static inline void get_brightness(struct backlight_device *bd)
  339. {
  340. #ifdef CONFIG_BACKLIGHT_CLASS_DEVICE
  341. if (bd) {
  342. bd->props.brightness = bd->ops->get_brightness(bd);
  343. backlight_update_status(bd);
  344. }
  345. #endif
  346. }
  347. static int psb_dpst_bl_ioctl(struct drm_device *dev, void *data,
  348. struct drm_file *file_priv)
  349. {
  350. struct drm_psb_private *dev_priv = psb_priv(dev);
  351. uint32_t *arg = data;
  352. dev_priv->blc_adj2 = *arg;
  353. get_brightness(dev_priv->backlight_device);
  354. return 0;
  355. }
  356. static int psb_adb_ioctl(struct drm_device *dev, void *data,
  357. struct drm_file *file_priv)
  358. {
  359. struct drm_psb_private *dev_priv = psb_priv(dev);
  360. uint32_t *arg = data;
  361. dev_priv->blc_adj1 = *arg;
  362. get_brightness(dev_priv->backlight_device);
  363. return 0;
  364. }
  365. static int psb_gamma_ioctl(struct drm_device *dev, void *data,
  366. struct drm_file *file_priv)
  367. {
  368. struct drm_psb_dpst_lut_arg *lut_arg = data;
  369. struct drm_mode_object *obj;
  370. struct drm_crtc *crtc;
  371. struct drm_connector *connector;
  372. struct psb_intel_crtc *psb_intel_crtc;
  373. int i = 0;
  374. int32_t obj_id;
  375. obj_id = lut_arg->output_id;
  376. obj = drm_mode_object_find(dev, obj_id, DRM_MODE_OBJECT_CONNECTOR);
  377. if (!obj) {
  378. dev_dbg(dev->dev, "Invalid Connector object.\n");
  379. return -EINVAL;
  380. }
  381. connector = obj_to_connector(obj);
  382. crtc = connector->encoder->crtc;
  383. psb_intel_crtc = to_psb_intel_crtc(crtc);
  384. for (i = 0; i < 256; i++)
  385. psb_intel_crtc->lut_adj[i] = lut_arg->lut[i];
  386. psb_intel_crtc_load_lut(crtc);
  387. return 0;
  388. }
  389. static int psb_mode_operation_ioctl(struct drm_device *dev, void *data,
  390. struct drm_file *file_priv)
  391. {
  392. uint32_t obj_id;
  393. uint16_t op;
  394. struct drm_mode_modeinfo *umode;
  395. struct drm_display_mode *mode = NULL;
  396. struct drm_psb_mode_operation_arg *arg;
  397. struct drm_mode_object *obj;
  398. struct drm_connector *connector;
  399. struct drm_connector_helper_funcs *connector_funcs;
  400. int ret = 0;
  401. int resp = MODE_OK;
  402. arg = (struct drm_psb_mode_operation_arg *)data;
  403. obj_id = arg->obj_id;
  404. op = arg->operation;
  405. switch (op) {
  406. case PSB_MODE_OPERATION_MODE_VALID:
  407. umode = &arg->mode;
  408. drm_modeset_lock_all(dev);
  409. obj = drm_mode_object_find(dev, obj_id,
  410. DRM_MODE_OBJECT_CONNECTOR);
  411. if (!obj) {
  412. ret = -EINVAL;
  413. goto mode_op_out;
  414. }
  415. connector = obj_to_connector(obj);
  416. mode = drm_mode_create(dev);
  417. if (!mode) {
  418. ret = -ENOMEM;
  419. goto mode_op_out;
  420. }
  421. /* drm_crtc_convert_umode(mode, umode); */
  422. {
  423. mode->clock = umode->clock;
  424. mode->hdisplay = umode->hdisplay;
  425. mode->hsync_start = umode->hsync_start;
  426. mode->hsync_end = umode->hsync_end;
  427. mode->htotal = umode->htotal;
  428. mode->hskew = umode->hskew;
  429. mode->vdisplay = umode->vdisplay;
  430. mode->vsync_start = umode->vsync_start;
  431. mode->vsync_end = umode->vsync_end;
  432. mode->vtotal = umode->vtotal;
  433. mode->vscan = umode->vscan;
  434. mode->vrefresh = umode->vrefresh;
  435. mode->flags = umode->flags;
  436. mode->type = umode->type;
  437. strncpy(mode->name, umode->name, DRM_DISPLAY_MODE_LEN);
  438. mode->name[DRM_DISPLAY_MODE_LEN-1] = 0;
  439. }
  440. connector_funcs = (struct drm_connector_helper_funcs *)
  441. connector->helper_private;
  442. if (connector_funcs->mode_valid) {
  443. resp = connector_funcs->mode_valid(connector, mode);
  444. arg->data = resp;
  445. }
  446. /*do some clean up work*/
  447. if (mode)
  448. drm_mode_destroy(dev, mode);
  449. mode_op_out:
  450. drm_modeset_unlock_all(dev);
  451. return ret;
  452. default:
  453. dev_dbg(dev->dev, "Unsupported psb mode operation\n");
  454. return -EOPNOTSUPP;
  455. }
  456. return 0;
  457. }
  458. static int psb_stolen_memory_ioctl(struct drm_device *dev, void *data,
  459. struct drm_file *file_priv)
  460. {
  461. struct drm_psb_private *dev_priv = psb_priv(dev);
  462. struct drm_psb_stolen_memory_arg *arg = data;
  463. arg->base = dev_priv->stolen_base;
  464. arg->size = dev_priv->vram_stolen_size;
  465. return 0;
  466. }
  467. static int psb_driver_open(struct drm_device *dev, struct drm_file *priv)
  468. {
  469. return 0;
  470. }
  471. static void psb_driver_close(struct drm_device *dev, struct drm_file *priv)
  472. {
  473. }
  474. static long psb_unlocked_ioctl(struct file *filp, unsigned int cmd,
  475. unsigned long arg)
  476. {
  477. struct drm_file *file_priv = filp->private_data;
  478. struct drm_device *dev = file_priv->minor->dev;
  479. struct drm_psb_private *dev_priv = dev->dev_private;
  480. static unsigned int runtime_allowed;
  481. if (runtime_allowed == 1 && dev_priv->is_lvds_on) {
  482. runtime_allowed++;
  483. pm_runtime_allow(&dev->pdev->dev);
  484. dev_priv->rpm_enabled = 1;
  485. }
  486. return drm_ioctl(filp, cmd, arg);
  487. /* FIXME: do we need to wrap the other side of this */
  488. }
  489. /* When a client dies:
  490. * - Check for and clean up flipped page state
  491. */
  492. static void psb_driver_preclose(struct drm_device *dev, struct drm_file *priv)
  493. {
  494. }
  495. static void psb_remove(struct pci_dev *pdev)
  496. {
  497. struct drm_device *dev = pci_get_drvdata(pdev);
  498. drm_put_dev(dev);
  499. }
  500. static const struct dev_pm_ops psb_pm_ops = {
  501. .resume = gma_power_resume,
  502. .suspend = gma_power_suspend,
  503. .runtime_suspend = psb_runtime_suspend,
  504. .runtime_resume = psb_runtime_resume,
  505. .runtime_idle = psb_runtime_idle,
  506. };
  507. static const struct vm_operations_struct psb_gem_vm_ops = {
  508. .fault = psb_gem_fault,
  509. .open = drm_gem_vm_open,
  510. .close = drm_gem_vm_close,
  511. };
  512. static const struct file_operations psb_gem_fops = {
  513. .owner = THIS_MODULE,
  514. .open = drm_open,
  515. .release = drm_release,
  516. .unlocked_ioctl = psb_unlocked_ioctl,
  517. .mmap = drm_gem_mmap,
  518. .poll = drm_poll,
  519. .fasync = drm_fasync,
  520. .read = drm_read,
  521. };
  522. static struct drm_driver driver = {
  523. .driver_features = DRIVER_HAVE_IRQ | DRIVER_IRQ_SHARED | \
  524. DRIVER_IRQ_VBL | DRIVER_MODESET | DRIVER_GEM ,
  525. .load = psb_driver_load,
  526. .unload = psb_driver_unload,
  527. .ioctls = psb_ioctls,
  528. .num_ioctls = DRM_ARRAY_SIZE(psb_ioctls),
  529. .device_is_agp = psb_driver_device_is_agp,
  530. .irq_preinstall = psb_irq_preinstall,
  531. .irq_postinstall = psb_irq_postinstall,
  532. .irq_uninstall = psb_irq_uninstall,
  533. .irq_handler = psb_irq_handler,
  534. .enable_vblank = psb_enable_vblank,
  535. .disable_vblank = psb_disable_vblank,
  536. .get_vblank_counter = psb_get_vblank_counter,
  537. .lastclose = psb_lastclose,
  538. .open = psb_driver_open,
  539. .preclose = psb_driver_preclose,
  540. .postclose = psb_driver_close,
  541. .gem_init_object = psb_gem_init_object,
  542. .gem_free_object = psb_gem_free_object,
  543. .gem_vm_ops = &psb_gem_vm_ops,
  544. .dumb_create = psb_gem_dumb_create,
  545. .dumb_map_offset = psb_gem_dumb_map_gtt,
  546. .dumb_destroy = psb_gem_dumb_destroy,
  547. .fops = &psb_gem_fops,
  548. .name = DRIVER_NAME,
  549. .desc = DRIVER_DESC,
  550. .date = PSB_DRM_DRIVER_DATE,
  551. .major = PSB_DRM_DRIVER_MAJOR,
  552. .minor = PSB_DRM_DRIVER_MINOR,
  553. .patchlevel = PSB_DRM_DRIVER_PATCHLEVEL
  554. };
  555. static struct pci_driver psb_pci_driver = {
  556. .name = DRIVER_NAME,
  557. .id_table = pciidlist,
  558. .probe = psb_probe,
  559. .remove = psb_remove,
  560. .driver = {
  561. .pm = &psb_pm_ops,
  562. }
  563. };
  564. static int psb_probe(struct pci_dev *pdev, const struct pci_device_id *ent)
  565. {
  566. return drm_get_pci_dev(pdev, ent, &driver);
  567. }
  568. static int __init psb_init(void)
  569. {
  570. return drm_pci_init(&driver, &psb_pci_driver);
  571. }
  572. static void __exit psb_exit(void)
  573. {
  574. drm_pci_exit(&driver, &psb_pci_driver);
  575. }
  576. late_initcall(psb_init);
  577. module_exit(psb_exit);
  578. MODULE_AUTHOR("Alan Cox <alan@linux.intel.com> and others");
  579. MODULE_DESCRIPTION(DRIVER_DESC);
  580. MODULE_LICENSE("GPL");