shdma.h 1.8 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364
  1. /*
  2. * Renesas SuperH DMA Engine support
  3. *
  4. * Copyright (C) 2009 Nobuhiro Iwamatsu <iwamatsu.nobuhiro@renesas.com>
  5. * Copyright (C) 2009 Renesas Solutions, Inc. All rights reserved.
  6. *
  7. * This is free software; you can redistribute it and/or modify
  8. * it under the terms of the GNU General Public License as published by
  9. * the Free Software Foundation; either version 2 of the License, or
  10. * (at your option) any later version.
  11. *
  12. */
  13. #ifndef __DMA_SHDMA_H
  14. #define __DMA_SHDMA_H
  15. #include <linux/sh_dma.h>
  16. #include <linux/shdma-base.h>
  17. #include <linux/dmaengine.h>
  18. #include <linux/interrupt.h>
  19. #include <linux/list.h>
  20. #define SH_DMAE_MAX_CHANNELS 20
  21. #define SH_DMAE_TCR_MAX 0x00FFFFFF /* 16MB */
  22. struct device;
  23. struct sh_dmae_chan {
  24. struct shdma_chan shdma_chan;
  25. const struct sh_dmae_slave_config *config; /* Slave DMA configuration */
  26. int xmit_shift; /* log_2(bytes_per_xfer) */
  27. u32 __iomem *base;
  28. char dev_id[16]; /* unique name per DMAC of channel */
  29. int pm_error;
  30. };
  31. struct sh_dmae_device {
  32. struct shdma_dev shdma_dev;
  33. struct sh_dmae_chan *chan[SH_DMAE_MAX_CHANNELS];
  34. struct sh_dmae_pdata *pdata;
  35. struct list_head node;
  36. u32 __iomem *chan_reg;
  37. u16 __iomem *dmars;
  38. unsigned int chcr_offset;
  39. u32 chcr_ie_bit;
  40. };
  41. struct sh_dmae_regs {
  42. u32 sar; /* SAR / source address */
  43. u32 dar; /* DAR / destination address */
  44. u32 tcr; /* TCR / transfer count */
  45. };
  46. struct sh_dmae_desc {
  47. struct sh_dmae_regs hw;
  48. struct shdma_desc shdma_desc;
  49. };
  50. #define to_sh_chan(chan) container_of(chan, struct sh_dmae_chan, shdma_chan)
  51. #define to_sh_desc(lh) container_of(lh, struct sh_desc, node)
  52. #define tx_to_sh_desc(tx) container_of(tx, struct sh_desc, async_tx)
  53. #define to_sh_dev(chan) container_of(chan->shdma_chan.dma_chan.device,\
  54. struct sh_dmae_device, shdma_dev.dma_dev)
  55. #endif /* __DMA_SHDMA_H */