clk.h 1.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960
  1. /*
  2. * Clocks for ux500 platforms
  3. *
  4. * Copyright (C) 2012 ST-Ericsson SA
  5. * Author: Ulf Hansson <ulf.hansson@linaro.org>
  6. *
  7. * License terms: GNU General Public License (GPL) version 2
  8. */
  9. #ifndef __UX500_CLK_H
  10. #define __UX500_CLK_H
  11. #include <linux/clk.h>
  12. struct clk *clk_reg_prcc_pclk(const char *name,
  13. const char *parent_name,
  14. unsigned int phy_base,
  15. u32 cg_sel,
  16. unsigned long flags);
  17. struct clk *clk_reg_prcc_kclk(const char *name,
  18. const char *parent_name,
  19. unsigned int phy_base,
  20. u32 cg_sel,
  21. unsigned long flags);
  22. struct clk *clk_reg_prcmu_scalable(const char *name,
  23. const char *parent_name,
  24. u8 cg_sel,
  25. unsigned long rate,
  26. unsigned long flags);
  27. struct clk *clk_reg_prcmu_gate(const char *name,
  28. const char *parent_name,
  29. u8 cg_sel,
  30. unsigned long flags);
  31. struct clk *clk_reg_prcmu_scalable_rate(const char *name,
  32. const char *parent_name,
  33. u8 cg_sel,
  34. unsigned long rate,
  35. unsigned long flags);
  36. struct clk *clk_reg_prcmu_rate(const char *name,
  37. const char *parent_name,
  38. u8 cg_sel,
  39. unsigned long flags);
  40. struct clk *clk_reg_prcmu_opp_gate(const char *name,
  41. const char *parent_name,
  42. u8 cg_sel,
  43. unsigned long flags);
  44. struct clk *clk_reg_prcmu_opp_volt_scalable(const char *name,
  45. const char *parent_name,
  46. u8 cg_sel,
  47. unsigned long rate,
  48. unsigned long flags);
  49. #endif /* __UX500_CLK_H */