pci_dlpar.c 6.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228
  1. /*
  2. * PCI Dynamic LPAR, PCI Hot Plug and PCI EEH recovery code
  3. * for RPA-compliant PPC64 platform.
  4. * Copyright (C) 2003 Linda Xie <lxie@us.ibm.com>
  5. * Copyright (C) 2005 International Business Machines
  6. *
  7. * Updates, 2005, John Rose <johnrose@austin.ibm.com>
  8. * Updates, 2005, Linas Vepstas <linas@austin.ibm.com>
  9. *
  10. * All rights reserved.
  11. *
  12. * This program is free software; you can redistribute it and/or modify
  13. * it under the terms of the GNU General Public License as published by
  14. * the Free Software Foundation; either version 2 of the License, or (at
  15. * your option) any later version.
  16. *
  17. * This program is distributed in the hope that it will be useful, but
  18. * WITHOUT ANY WARRANTY; without even the implied warranty of
  19. * MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, GOOD TITLE or
  20. * NON INFRINGEMENT. See the GNU General Public License for more
  21. * details.
  22. *
  23. * You should have received a copy of the GNU General Public License
  24. * along with this program; if not, write to the Free Software
  25. * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
  26. */
  27. #include <linux/pci.h>
  28. #include <linux/export.h>
  29. #include <asm/pci-bridge.h>
  30. #include <asm/ppc-pci.h>
  31. #include <asm/firmware.h>
  32. #include <asm/eeh.h>
  33. static struct pci_bus *
  34. find_bus_among_children(struct pci_bus *bus,
  35. struct device_node *dn)
  36. {
  37. struct pci_bus *child = NULL;
  38. struct list_head *tmp;
  39. struct device_node *busdn;
  40. busdn = pci_bus_to_OF_node(bus);
  41. if (busdn == dn)
  42. return bus;
  43. list_for_each(tmp, &bus->children) {
  44. child = find_bus_among_children(pci_bus_b(tmp), dn);
  45. if (child)
  46. break;
  47. };
  48. return child;
  49. }
  50. struct pci_bus *
  51. pcibios_find_pci_bus(struct device_node *dn)
  52. {
  53. struct pci_dn *pdn = dn->data;
  54. if (!pdn || !pdn->phb || !pdn->phb->bus)
  55. return NULL;
  56. return find_bus_among_children(pdn->phb->bus, dn);
  57. }
  58. EXPORT_SYMBOL_GPL(pcibios_find_pci_bus);
  59. /**
  60. * __pcibios_remove_pci_devices - remove all devices under this bus
  61. * @bus: the indicated PCI bus
  62. * @purge_pe: destroy the PE on removal of PCI devices
  63. *
  64. * Remove all of the PCI devices under this bus both from the
  65. * linux pci device tree, and from the powerpc EEH address cache.
  66. * By default, the corresponding PE will be destroied during the
  67. * normal PCI hotplug path. For PCI hotplug during EEH recovery,
  68. * the corresponding PE won't be destroied and deallocated.
  69. */
  70. void __pcibios_remove_pci_devices(struct pci_bus *bus, int purge_pe)
  71. {
  72. struct pci_dev *dev, *tmp;
  73. struct pci_bus *child_bus;
  74. /* First go down child busses */
  75. list_for_each_entry(child_bus, &bus->children, node)
  76. __pcibios_remove_pci_devices(child_bus, purge_pe);
  77. pr_debug("PCI: Removing devices on bus %04x:%02x\n",
  78. pci_domain_nr(bus), bus->number);
  79. list_for_each_entry_safe(dev, tmp, &bus->devices, bus_list) {
  80. pr_debug(" * Removing %s...\n", pci_name(dev));
  81. eeh_remove_bus_device(dev, purge_pe);
  82. pci_stop_and_remove_bus_device(dev);
  83. }
  84. }
  85. /**
  86. * pcibios_remove_pci_devices - remove all devices under this bus
  87. *
  88. * Remove all of the PCI devices under this bus both from the
  89. * linux pci device tree, and from the powerpc EEH address cache.
  90. */
  91. void pcibios_remove_pci_devices(struct pci_bus *bus)
  92. {
  93. __pcibios_remove_pci_devices(bus, 1);
  94. }
  95. EXPORT_SYMBOL_GPL(pcibios_remove_pci_devices);
  96. /**
  97. * pcibios_add_pci_devices - adds new pci devices to bus
  98. *
  99. * This routine will find and fixup new pci devices under
  100. * the indicated bus. This routine presumes that there
  101. * might already be some devices under this bridge, so
  102. * it carefully tries to add only new devices. (And that
  103. * is how this routine differs from other, similar pcibios
  104. * routines.)
  105. */
  106. void pcibios_add_pci_devices(struct pci_bus * bus)
  107. {
  108. int slotno, num, mode, pass, max;
  109. struct pci_dev *dev;
  110. struct device_node *dn = pci_bus_to_OF_node(bus);
  111. eeh_add_device_tree_early(dn);
  112. mode = PCI_PROBE_NORMAL;
  113. if (ppc_md.pci_probe_mode)
  114. mode = ppc_md.pci_probe_mode(bus);
  115. if (mode == PCI_PROBE_DEVTREE) {
  116. /* use ofdt-based probe */
  117. of_rescan_bus(dn, bus);
  118. } else if (mode == PCI_PROBE_NORMAL) {
  119. /* use legacy probe */
  120. slotno = PCI_SLOT(PCI_DN(dn->child)->devfn);
  121. num = pci_scan_slot(bus, PCI_DEVFN(slotno, 0));
  122. if (!num)
  123. return;
  124. pcibios_setup_bus_devices(bus);
  125. max = bus->busn_res.start;
  126. for (pass=0; pass < 2; pass++)
  127. list_for_each_entry(dev, &bus->devices, bus_list) {
  128. if (dev->hdr_type == PCI_HEADER_TYPE_BRIDGE ||
  129. dev->hdr_type == PCI_HEADER_TYPE_CARDBUS)
  130. max = pci_scan_bridge(bus, dev, max, pass);
  131. }
  132. }
  133. pcibios_finish_adding_to_bus(bus);
  134. }
  135. EXPORT_SYMBOL_GPL(pcibios_add_pci_devices);
  136. struct pci_controller *init_phb_dynamic(struct device_node *dn)
  137. {
  138. struct pci_controller *phb;
  139. pr_debug("PCI: Initializing new hotplug PHB %s\n", dn->full_name);
  140. phb = pcibios_alloc_controller(dn);
  141. if (!phb)
  142. return NULL;
  143. rtas_setup_phb(phb);
  144. pci_process_bridge_OF_ranges(phb, dn, 0);
  145. pci_devs_phb_init_dynamic(phb);
  146. /* Create EEH devices for the PHB */
  147. eeh_dev_phb_init_dynamic(phb);
  148. if (dn->child)
  149. eeh_add_device_tree_early(dn);
  150. pcibios_scan_phb(phb);
  151. pcibios_finish_adding_to_bus(phb->bus);
  152. return phb;
  153. }
  154. EXPORT_SYMBOL_GPL(init_phb_dynamic);
  155. /* RPA-specific bits for removing PHBs */
  156. int remove_phb_dynamic(struct pci_controller *phb)
  157. {
  158. struct pci_bus *b = phb->bus;
  159. struct resource *res;
  160. int rc, i;
  161. pr_debug("PCI: Removing PHB %04x:%02x...\n",
  162. pci_domain_nr(b), b->number);
  163. /* We cannot to remove a root bus that has children */
  164. if (!(list_empty(&b->children) && list_empty(&b->devices)))
  165. return -EBUSY;
  166. /* We -know- there aren't any child devices anymore at this stage
  167. * and thus, we can safely unmap the IO space as it's not in use
  168. */
  169. res = &phb->io_resource;
  170. if (res->flags & IORESOURCE_IO) {
  171. rc = pcibios_unmap_io_space(b);
  172. if (rc) {
  173. printk(KERN_ERR "%s: failed to unmap IO on bus %s\n",
  174. __func__, b->name);
  175. return 1;
  176. }
  177. }
  178. /* Unregister the bridge device from sysfs and remove the PCI bus */
  179. device_unregister(b->bridge);
  180. phb->bus = NULL;
  181. pci_remove_bus(b);
  182. /* Now release the IO resource */
  183. if (res->flags & IORESOURCE_IO)
  184. release_resource(res);
  185. /* Release memory resources */
  186. for (i = 0; i < 3; ++i) {
  187. res = &phb->mem_resources[i];
  188. if (!(res->flags & IORESOURCE_MEM))
  189. continue;
  190. release_resource(res);
  191. }
  192. /* Free pci_controller data structure */
  193. pcibios_free_controller(phb);
  194. return 0;
  195. }
  196. EXPORT_SYMBOL_GPL(remove_phb_dynamic);