Kconfig.cpu 12 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479
  1. comment "Processor Type"
  2. choice
  3. prompt "CPU family support"
  4. default M68KCLASSIC if MMU
  5. default COLDFIRE if !MMU
  6. help
  7. The Freescale (was Motorola) M68K family of processors implements
  8. the full 68000 processor instruction set.
  9. The Freescale ColdFire family of processors is a modern derivative
  10. of the 68000 processor family. They are mainly targeted at embedded
  11. applications, and are all System-On-Chip (SOC) devices, as opposed
  12. to stand alone CPUs. They implement a subset of the original 68000
  13. processor instruction set.
  14. If you anticipate running this kernel on a computer with a classic
  15. MC68xxx processor, select M68KCLASSIC.
  16. If you anticipate running this kernel on a computer with a ColdFire
  17. processor, select COLDFIRE.
  18. config M68KCLASSIC
  19. bool "Classic M68K CPU family support"
  20. config COLDFIRE
  21. bool "Coldfire CPU family support"
  22. select GENERIC_GPIO
  23. select ARCH_WANT_OPTIONAL_GPIOLIB
  24. select ARCH_HAVE_CUSTOM_GPIO_H
  25. select CPU_HAS_NO_BITFIELDS
  26. select CPU_HAS_NO_MULDIV64
  27. select GENERIC_CSUM
  28. select HAVE_CLK
  29. endchoice
  30. if M68KCLASSIC
  31. config M68000
  32. bool "MC68000"
  33. depends on !MMU
  34. select CPU_HAS_NO_BITFIELDS
  35. select CPU_HAS_NO_MULDIV64
  36. select CPU_HAS_NO_UNALIGNED
  37. select GENERIC_CSUM
  38. help
  39. The Freescale (was Motorola) 68000 CPU is the first generation of
  40. the well known M68K family of processors. The CPU core as well as
  41. being available as a stand alone CPU was also used in many
  42. System-On-Chip devices (eg 68328, 68302, etc). It does not contain
  43. a paging MMU.
  44. config MCPU32
  45. bool
  46. select CPU_HAS_NO_BITFIELDS
  47. select CPU_HAS_NO_UNALIGNED
  48. help
  49. The Freescale (was then Motorola) CPU32 is a CPU core that is
  50. based on the 68020 processor. For the most part it is used in
  51. System-On-Chip parts, and does not contain a paging MMU.
  52. config M68020
  53. bool "68020 support"
  54. depends on MMU
  55. select CPU_HAS_ADDRESS_SPACES
  56. help
  57. If you anticipate running this kernel on a computer with a MC68020
  58. processor, say Y. Otherwise, say N. Note that the 68020 requires a
  59. 68851 MMU (Memory Management Unit) to run Linux/m68k, except on the
  60. Sun 3, which provides its own version.
  61. config M68030
  62. bool "68030 support"
  63. depends on MMU && !MMU_SUN3
  64. select CPU_HAS_ADDRESS_SPACES
  65. help
  66. If you anticipate running this kernel on a computer with a MC68030
  67. processor, say Y. Otherwise, say N. Note that a MC68EC030 will not
  68. work, as it does not include an MMU (Memory Management Unit).
  69. config M68040
  70. bool "68040 support"
  71. depends on MMU && !MMU_SUN3
  72. select CPU_HAS_ADDRESS_SPACES
  73. help
  74. If you anticipate running this kernel on a computer with a MC68LC040
  75. or MC68040 processor, say Y. Otherwise, say N. Note that an
  76. MC68EC040 will not work, as it does not include an MMU (Memory
  77. Management Unit).
  78. config M68060
  79. bool "68060 support"
  80. depends on MMU && !MMU_SUN3
  81. select CPU_HAS_ADDRESS_SPACES
  82. help
  83. If you anticipate running this kernel on a computer with a MC68060
  84. processor, say Y. Otherwise, say N.
  85. config M68328
  86. bool "MC68328"
  87. depends on !MMU
  88. select M68000
  89. help
  90. Motorola 68328 processor support.
  91. config M68EZ328
  92. bool "MC68EZ328"
  93. depends on !MMU
  94. select M68000
  95. help
  96. Motorola 68EX328 processor support.
  97. config M68VZ328
  98. bool "MC68VZ328"
  99. depends on !MMU
  100. select M68000
  101. help
  102. Motorola 68VZ328 processor support.
  103. config M68360
  104. bool "MC68360"
  105. depends on !MMU
  106. select MCPU32
  107. help
  108. Motorola 68360 processor support.
  109. endif # M68KCLASSIC
  110. if COLDFIRE
  111. config M5206
  112. bool "MCF5206"
  113. depends on !MMU
  114. select COLDFIRE_SW_A7
  115. select HAVE_MBAR
  116. help
  117. Motorola ColdFire 5206 processor support.
  118. config M5206e
  119. bool "MCF5206e"
  120. depends on !MMU
  121. select COLDFIRE_SW_A7
  122. select HAVE_MBAR
  123. help
  124. Motorola ColdFire 5206e processor support.
  125. config M520x
  126. bool "MCF520x"
  127. depends on !MMU
  128. select GENERIC_CLOCKEVENTS
  129. select HAVE_CACHE_SPLIT
  130. help
  131. Freescale Coldfire 5207/5208 processor support.
  132. config M523x
  133. bool "MCF523x"
  134. depends on !MMU
  135. select GENERIC_CLOCKEVENTS
  136. select HAVE_CACHE_SPLIT
  137. select HAVE_IPSBAR
  138. help
  139. Freescale Coldfire 5230/1/2/4/5 processor support
  140. config M5249
  141. bool "MCF5249"
  142. depends on !MMU
  143. select COLDFIRE_SW_A7
  144. select HAVE_MBAR
  145. help
  146. Motorola ColdFire 5249 processor support.
  147. config M525x
  148. bool "MCF525x"
  149. depends on !MMU
  150. select COLDFIRE_SW_A7
  151. select HAVE_MBAR
  152. help
  153. Freescale (Motorola) Coldfire 5251/5253 processor support.
  154. config M527x
  155. bool
  156. config M5271
  157. bool "MCF5271"
  158. depends on !MMU
  159. select M527x
  160. select HAVE_CACHE_SPLIT
  161. select HAVE_IPSBAR
  162. select GENERIC_CLOCKEVENTS
  163. help
  164. Freescale (Motorola) ColdFire 5270/5271 processor support.
  165. config M5272
  166. bool "MCF5272"
  167. depends on !MMU
  168. select COLDFIRE_SW_A7
  169. select HAVE_MBAR
  170. help
  171. Motorola ColdFire 5272 processor support.
  172. config M5275
  173. bool "MCF5275"
  174. depends on !MMU
  175. select M527x
  176. select HAVE_CACHE_SPLIT
  177. select HAVE_IPSBAR
  178. select GENERIC_CLOCKEVENTS
  179. help
  180. Freescale (Motorola) ColdFire 5274/5275 processor support.
  181. config M528x
  182. bool "MCF528x"
  183. depends on !MMU
  184. select GENERIC_CLOCKEVENTS
  185. select HAVE_CACHE_SPLIT
  186. select HAVE_IPSBAR
  187. help
  188. Motorola ColdFire 5280/5282 processor support.
  189. config M5307
  190. bool "MCF5307"
  191. depends on !MMU
  192. select COLDFIRE_SW_A7
  193. select HAVE_CACHE_CB
  194. select HAVE_MBAR
  195. help
  196. Motorola ColdFire 5307 processor support.
  197. config M532x
  198. bool "MCF532x"
  199. depends on !MMU
  200. select HAVE_CACHE_CB
  201. help
  202. Freescale (Motorola) ColdFire 532x processor support.
  203. config M5407
  204. bool "MCF5407"
  205. depends on !MMU
  206. select COLDFIRE_SW_A7
  207. select HAVE_CACHE_CB
  208. select HAVE_MBAR
  209. help
  210. Motorola ColdFire 5407 processor support.
  211. config M54xx
  212. bool
  213. config M547x
  214. bool "MCF547x"
  215. select M54xx
  216. select MMU_COLDFIRE if MMU
  217. select HAVE_CACHE_CB
  218. select HAVE_MBAR
  219. help
  220. Freescale ColdFire 5470/5471/5472/5473/5474/5475 processor support.
  221. config M548x
  222. bool "MCF548x"
  223. select MMU_COLDFIRE if MMU
  224. select M54xx
  225. select HAVE_CACHE_CB
  226. select HAVE_MBAR
  227. help
  228. Freescale ColdFire 5480/5481/5482/5483/5484/5485 processor support.
  229. config M5441x
  230. bool "MCF5441x"
  231. depends on !MMU
  232. select GENERIC_CLOCKEVENTS
  233. select HAVE_CACHE_CB
  234. help
  235. Freescale Coldfire 54410/54415/54416/54417/54418 processor support.
  236. endif # COLDFIRE
  237. comment "Processor Specific Options"
  238. config M68KFPU_EMU
  239. bool "Math emulation support"
  240. depends on MMU
  241. help
  242. At some point in the future, this will cause floating-point math
  243. instructions to be emulated by the kernel on machines that lack a
  244. floating-point math coprocessor. Thrill-seekers and chronically
  245. sleep-deprived psychotic hacker types can say Y now, everyone else
  246. should probably wait a while.
  247. config M68KFPU_EMU_EXTRAPREC
  248. bool "Math emulation extra precision"
  249. depends on M68KFPU_EMU
  250. help
  251. The fpu uses normally a few bit more during calculations for
  252. correct rounding, the emulator can (often) do the same but this
  253. extra calculation can cost quite some time, so you can disable
  254. it here. The emulator will then "only" calculate with a 64 bit
  255. mantissa and round slightly incorrect, what is more than enough
  256. for normal usage.
  257. config M68KFPU_EMU_ONLY
  258. bool "Math emulation only kernel"
  259. depends on M68KFPU_EMU
  260. help
  261. This option prevents any floating-point instructions from being
  262. compiled into the kernel, thereby the kernel doesn't save any
  263. floating point context anymore during task switches, so this
  264. kernel will only be usable on machines without a floating-point
  265. math coprocessor. This makes the kernel a bit faster as no tests
  266. needs to be executed whether a floating-point instruction in the
  267. kernel should be executed or not.
  268. config ADVANCED
  269. bool "Advanced configuration options"
  270. depends on MMU
  271. ---help---
  272. This gives you access to some advanced options for the CPU. The
  273. defaults should be fine for most users, but these options may make
  274. it possible for you to improve performance somewhat if you know what
  275. you are doing.
  276. Note that the answer to this question won't directly affect the
  277. kernel: saying N will just cause the configurator to skip all
  278. the questions about these options.
  279. Most users should say N to this question.
  280. config RMW_INSNS
  281. bool "Use read-modify-write instructions"
  282. depends on ADVANCED
  283. ---help---
  284. This allows to use certain instructions that work with indivisible
  285. read-modify-write bus cycles. While this is faster than the
  286. workaround of disabling interrupts, it can conflict with DMA
  287. ( = direct memory access) on many Amiga systems, and it is also said
  288. to destabilize other machines. It is very likely that this will
  289. cause serious problems on any Amiga or Atari Medusa if set. The only
  290. configuration where it should work are 68030-based Ataris, where it
  291. apparently improves performance. But you've been warned! Unless you
  292. really know what you are doing, say N. Try Y only if you're quite
  293. adventurous.
  294. config SINGLE_MEMORY_CHUNK
  295. bool "Use one physical chunk of memory only" if ADVANCED && !SUN3
  296. depends on MMU
  297. default y if SUN3
  298. select NEED_MULTIPLE_NODES
  299. help
  300. Ignore all but the first contiguous chunk of physical memory for VM
  301. purposes. This will save a few bytes kernel size and may speed up
  302. some operations. Say N if not sure.
  303. config ARCH_DISCONTIGMEM_ENABLE
  304. def_bool MMU && !SINGLE_MEMORY_CHUNK
  305. config 060_WRITETHROUGH
  306. bool "Use write-through caching for 68060 supervisor accesses"
  307. depends on ADVANCED && M68060
  308. ---help---
  309. The 68060 generally uses copyback caching of recently accessed data.
  310. Copyback caching means that memory writes will be held in an on-chip
  311. cache and only written back to memory some time later. Saying Y
  312. here will force supervisor (kernel) accesses to use writethrough
  313. caching. Writethrough caching means that data is written to memory
  314. straight away, so that cache and memory data always agree.
  315. Writethrough caching is less efficient, but is needed for some
  316. drivers on 68060 based systems where the 68060 bus snooping signal
  317. is hardwired on. The 53c710 SCSI driver is known to suffer from
  318. this problem.
  319. config M68K_L2_CACHE
  320. bool
  321. depends on MAC
  322. default y
  323. config NODES_SHIFT
  324. int
  325. default "3"
  326. depends on !SINGLE_MEMORY_CHUNK
  327. config CPU_HAS_NO_BITFIELDS
  328. bool
  329. config CPU_HAS_NO_MULDIV64
  330. bool
  331. config CPU_HAS_NO_UNALIGNED
  332. bool
  333. config CPU_HAS_ADDRESS_SPACES
  334. bool
  335. config FPU
  336. bool
  337. config COLDFIRE_SW_A7
  338. bool
  339. config HAVE_CACHE_SPLIT
  340. bool
  341. config HAVE_CACHE_CB
  342. bool
  343. config HAVE_MBAR
  344. bool
  345. config HAVE_IPSBAR
  346. bool
  347. config CLOCK_SET
  348. bool "Enable setting the CPU clock frequency"
  349. depends on COLDFIRE
  350. default n
  351. help
  352. On some CPU's you do not need to know what the core CPU clock
  353. frequency is. On these you can disable clock setting. On some
  354. traditional 68K parts, and on all ColdFire parts you need to set
  355. the appropriate CPU clock frequency. On these devices many of the
  356. onboard peripherals derive their timing from the master CPU clock
  357. frequency.
  358. config CLOCK_FREQ
  359. int "Set the core clock frequency"
  360. default "66666666"
  361. depends on CLOCK_SET
  362. help
  363. Define the CPU clock frequency in use. This is the core clock
  364. frequency, it may or may not be the same as the external clock
  365. crystal fitted to your board. Some processors have an internal
  366. PLL and can have their frequency programmed at run time, others
  367. use internal dividers. In general the kernel won't setup a PLL
  368. if it is fitted (there are some exceptions). This value will be
  369. specific to the exact CPU that you are using.
  370. config OLDMASK
  371. bool "Old mask 5307 (1H55J) silicon"
  372. depends on M5307
  373. help
  374. Build support for the older revision ColdFire 5307 silicon.
  375. Specifically this is the 1H55J mask revision.
  376. if HAVE_CACHE_SPLIT
  377. choice
  378. prompt "Split Cache Configuration"
  379. default CACHE_I
  380. config CACHE_I
  381. bool "Instruction"
  382. help
  383. Use all of the ColdFire CPU cache memory as an instruction cache.
  384. config CACHE_D
  385. bool "Data"
  386. help
  387. Use all of the ColdFire CPU cache memory as a data cache.
  388. config CACHE_BOTH
  389. bool "Both"
  390. help
  391. Split the ColdFire CPU cache, and use half as an instruction cache
  392. and half as a data cache.
  393. endchoice
  394. endif
  395. if HAVE_CACHE_CB
  396. choice
  397. prompt "Data cache mode"
  398. default CACHE_WRITETHRU
  399. config CACHE_WRITETHRU
  400. bool "Write-through"
  401. help
  402. The ColdFire CPU cache is set into Write-through mode.
  403. config CACHE_COPYBACK
  404. bool "Copy-back"
  405. help
  406. The ColdFire CPU cache is set into Copy-back mode.
  407. endchoice
  408. endif