mach-smdk6410.c 17 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707
  1. /* linux/arch/arm/mach-s3c64xx/mach-smdk6410.c
  2. *
  3. * Copyright 2008 Openmoko, Inc.
  4. * Copyright 2008 Simtec Electronics
  5. * Ben Dooks <ben@simtec.co.uk>
  6. * http://armlinux.simtec.co.uk/
  7. *
  8. * This program is free software; you can redistribute it and/or modify
  9. * it under the terms of the GNU General Public License version 2 as
  10. * published by the Free Software Foundation.
  11. *
  12. */
  13. #include <linux/kernel.h>
  14. #include <linux/types.h>
  15. #include <linux/interrupt.h>
  16. #include <linux/list.h>
  17. #include <linux/timer.h>
  18. #include <linux/init.h>
  19. #include <linux/input.h>
  20. #include <linux/serial_core.h>
  21. #include <linux/platform_device.h>
  22. #include <linux/io.h>
  23. #include <linux/i2c.h>
  24. #include <linux/leds.h>
  25. #include <linux/fb.h>
  26. #include <linux/gpio.h>
  27. #include <linux/delay.h>
  28. #include <linux/smsc911x.h>
  29. #include <linux/regulator/fixed.h>
  30. #include <linux/regulator/machine.h>
  31. #include <linux/pwm_backlight.h>
  32. #include <linux/platform_data/s3c-hsotg.h>
  33. #ifdef CONFIG_SMDK6410_WM1190_EV1
  34. #include <linux/mfd/wm8350/core.h>
  35. #include <linux/mfd/wm8350/pmic.h>
  36. #endif
  37. #ifdef CONFIG_SMDK6410_WM1192_EV1
  38. #include <linux/mfd/wm831x/core.h>
  39. #include <linux/mfd/wm831x/pdata.h>
  40. #endif
  41. #include <video/platform_lcd.h>
  42. #include <video/samsung_fimd.h>
  43. #include <asm/mach/arch.h>
  44. #include <asm/mach/map.h>
  45. #include <asm/mach/irq.h>
  46. #include <mach/hardware.h>
  47. #include <mach/map.h>
  48. #include <asm/irq.h>
  49. #include <asm/mach-types.h>
  50. #include <plat/regs-serial.h>
  51. #include <mach/regs-gpio.h>
  52. #include <linux/platform_data/ata-samsung_cf.h>
  53. #include <linux/platform_data/i2c-s3c2410.h>
  54. #include <plat/fb.h>
  55. #include <plat/gpio-cfg.h>
  56. #include <plat/clock.h>
  57. #include <plat/devs.h>
  58. #include <plat/cpu.h>
  59. #include <plat/adc.h>
  60. #include <linux/platform_data/touchscreen-s3c2410.h>
  61. #include <plat/keypad.h>
  62. #include <plat/backlight.h>
  63. #include "common.h"
  64. #include "regs-modem.h"
  65. #include "regs-srom.h"
  66. #include "regs-sys.h"
  67. #define UCON S3C2410_UCON_DEFAULT | S3C2410_UCON_UCLK
  68. #define ULCON S3C2410_LCON_CS8 | S3C2410_LCON_PNONE | S3C2410_LCON_STOPB
  69. #define UFCON S3C2410_UFCON_RXTRIG8 | S3C2410_UFCON_FIFOMODE
  70. static struct s3c2410_uartcfg smdk6410_uartcfgs[] __initdata = {
  71. [0] = {
  72. .hwport = 0,
  73. .flags = 0,
  74. .ucon = UCON,
  75. .ulcon = ULCON,
  76. .ufcon = UFCON,
  77. },
  78. [1] = {
  79. .hwport = 1,
  80. .flags = 0,
  81. .ucon = UCON,
  82. .ulcon = ULCON,
  83. .ufcon = UFCON,
  84. },
  85. [2] = {
  86. .hwport = 2,
  87. .flags = 0,
  88. .ucon = UCON,
  89. .ulcon = ULCON,
  90. .ufcon = UFCON,
  91. },
  92. [3] = {
  93. .hwport = 3,
  94. .flags = 0,
  95. .ucon = UCON,
  96. .ulcon = ULCON,
  97. .ufcon = UFCON,
  98. },
  99. };
  100. /* framebuffer and LCD setup. */
  101. /* GPF15 = LCD backlight control
  102. * GPF13 => Panel power
  103. * GPN5 = LCD nRESET signal
  104. * PWM_TOUT1 => backlight brightness
  105. */
  106. static void smdk6410_lcd_power_set(struct plat_lcd_data *pd,
  107. unsigned int power)
  108. {
  109. if (power) {
  110. gpio_direction_output(S3C64XX_GPF(13), 1);
  111. /* fire nRESET on power up */
  112. gpio_direction_output(S3C64XX_GPN(5), 0);
  113. msleep(10);
  114. gpio_direction_output(S3C64XX_GPN(5), 1);
  115. msleep(1);
  116. } else {
  117. gpio_direction_output(S3C64XX_GPF(13), 0);
  118. }
  119. }
  120. static struct plat_lcd_data smdk6410_lcd_power_data = {
  121. .set_power = smdk6410_lcd_power_set,
  122. };
  123. static struct platform_device smdk6410_lcd_powerdev = {
  124. .name = "platform-lcd",
  125. .dev.parent = &s3c_device_fb.dev,
  126. .dev.platform_data = &smdk6410_lcd_power_data,
  127. };
  128. static struct s3c_fb_pd_win smdk6410_fb_win0 = {
  129. .max_bpp = 32,
  130. .default_bpp = 16,
  131. .xres = 800,
  132. .yres = 480,
  133. .virtual_y = 480 * 2,
  134. .virtual_x = 800,
  135. };
  136. static struct fb_videomode smdk6410_lcd_timing = {
  137. .left_margin = 8,
  138. .right_margin = 13,
  139. .upper_margin = 7,
  140. .lower_margin = 5,
  141. .hsync_len = 3,
  142. .vsync_len = 1,
  143. .xres = 800,
  144. .yres = 480,
  145. };
  146. /* 405566 clocks per frame => 60Hz refresh requires 24333960Hz clock */
  147. static struct s3c_fb_platdata smdk6410_lcd_pdata __initdata = {
  148. .setup_gpio = s3c64xx_fb_gpio_setup_24bpp,
  149. .vtiming = &smdk6410_lcd_timing,
  150. .win[0] = &smdk6410_fb_win0,
  151. .vidcon0 = VIDCON0_VIDOUT_RGB | VIDCON0_PNRMODE_RGB,
  152. .vidcon1 = VIDCON1_INV_HSYNC | VIDCON1_INV_VSYNC,
  153. };
  154. /*
  155. * Configuring Ethernet on SMDK6410
  156. *
  157. * Both CS8900A and LAN9115 chips share one chip select mediated by CFG6.
  158. * The constant address below corresponds to nCS1
  159. *
  160. * 1) Set CFGB2 p3 ON others off, no other CFGB selects "ethernet"
  161. * 2) CFG6 needs to be switched to "LAN9115" side
  162. */
  163. static struct resource smdk6410_smsc911x_resources[] = {
  164. [0] = DEFINE_RES_MEM(S3C64XX_PA_XM0CSN1, SZ_64K),
  165. [1] = DEFINE_RES_NAMED(S3C_EINT(10), 1, NULL, IORESOURCE_IRQ \
  166. | IRQ_TYPE_LEVEL_LOW),
  167. };
  168. static struct smsc911x_platform_config smdk6410_smsc911x_pdata = {
  169. .irq_polarity = SMSC911X_IRQ_POLARITY_ACTIVE_LOW,
  170. .irq_type = SMSC911X_IRQ_TYPE_OPEN_DRAIN,
  171. .flags = SMSC911X_USE_32BIT | SMSC911X_FORCE_INTERNAL_PHY,
  172. .phy_interface = PHY_INTERFACE_MODE_MII,
  173. };
  174. static struct platform_device smdk6410_smsc911x = {
  175. .name = "smsc911x",
  176. .id = -1,
  177. .num_resources = ARRAY_SIZE(smdk6410_smsc911x_resources),
  178. .resource = &smdk6410_smsc911x_resources[0],
  179. .dev = {
  180. .platform_data = &smdk6410_smsc911x_pdata,
  181. },
  182. };
  183. #ifdef CONFIG_REGULATOR
  184. static struct regulator_consumer_supply smdk6410_b_pwr_5v_consumers[] __initdata = {
  185. REGULATOR_SUPPLY("PVDD", "0-001b"),
  186. REGULATOR_SUPPLY("AVDD", "0-001b"),
  187. };
  188. static struct regulator_init_data smdk6410_b_pwr_5v_data = {
  189. .constraints = {
  190. .always_on = 1,
  191. },
  192. .num_consumer_supplies = ARRAY_SIZE(smdk6410_b_pwr_5v_consumers),
  193. .consumer_supplies = smdk6410_b_pwr_5v_consumers,
  194. };
  195. static struct fixed_voltage_config smdk6410_b_pwr_5v_pdata = {
  196. .supply_name = "B_PWR_5V",
  197. .microvolts = 5000000,
  198. .init_data = &smdk6410_b_pwr_5v_data,
  199. .gpio = -EINVAL,
  200. };
  201. static struct platform_device smdk6410_b_pwr_5v = {
  202. .name = "reg-fixed-voltage",
  203. .id = -1,
  204. .dev = {
  205. .platform_data = &smdk6410_b_pwr_5v_pdata,
  206. },
  207. };
  208. #endif
  209. static struct s3c_ide_platdata smdk6410_ide_pdata __initdata = {
  210. .setup_gpio = s3c64xx_ide_setup_gpio,
  211. };
  212. static uint32_t smdk6410_keymap[] __initdata = {
  213. /* KEY(row, col, keycode) */
  214. KEY(0, 3, KEY_1), KEY(0, 4, KEY_2), KEY(0, 5, KEY_3),
  215. KEY(0, 6, KEY_4), KEY(0, 7, KEY_5),
  216. KEY(1, 3, KEY_A), KEY(1, 4, KEY_B), KEY(1, 5, KEY_C),
  217. KEY(1, 6, KEY_D), KEY(1, 7, KEY_E)
  218. };
  219. static struct matrix_keymap_data smdk6410_keymap_data __initdata = {
  220. .keymap = smdk6410_keymap,
  221. .keymap_size = ARRAY_SIZE(smdk6410_keymap),
  222. };
  223. static struct samsung_keypad_platdata smdk6410_keypad_data __initdata = {
  224. .keymap_data = &smdk6410_keymap_data,
  225. .rows = 2,
  226. .cols = 8,
  227. };
  228. static struct map_desc smdk6410_iodesc[] = {};
  229. static struct platform_device *smdk6410_devices[] __initdata = {
  230. #ifdef CONFIG_SMDK6410_SD_CH0
  231. &s3c_device_hsmmc0,
  232. #endif
  233. #ifdef CONFIG_SMDK6410_SD_CH1
  234. &s3c_device_hsmmc1,
  235. #endif
  236. &s3c_device_i2c0,
  237. &s3c_device_i2c1,
  238. &s3c_device_fb,
  239. &s3c_device_ohci,
  240. &s3c_device_usb_hsotg,
  241. &s3c64xx_device_iisv4,
  242. &samsung_device_keypad,
  243. #ifdef CONFIG_REGULATOR
  244. &smdk6410_b_pwr_5v,
  245. #endif
  246. &smdk6410_lcd_powerdev,
  247. &smdk6410_smsc911x,
  248. &s3c_device_adc,
  249. &s3c_device_cfcon,
  250. &s3c_device_rtc,
  251. &s3c_device_ts,
  252. &s3c_device_wdt,
  253. };
  254. #ifdef CONFIG_REGULATOR
  255. /* ARM core */
  256. static struct regulator_consumer_supply smdk6410_vddarm_consumers[] = {
  257. REGULATOR_SUPPLY("vddarm", NULL),
  258. };
  259. /* VDDARM, BUCK1 on J5 */
  260. static struct regulator_init_data smdk6410_vddarm = {
  261. .constraints = {
  262. .name = "PVDD_ARM",
  263. .min_uV = 1000000,
  264. .max_uV = 1300000,
  265. .always_on = 1,
  266. .valid_ops_mask = REGULATOR_CHANGE_VOLTAGE,
  267. },
  268. .num_consumer_supplies = ARRAY_SIZE(smdk6410_vddarm_consumers),
  269. .consumer_supplies = smdk6410_vddarm_consumers,
  270. };
  271. /* VDD_INT, BUCK2 on J5 */
  272. static struct regulator_init_data smdk6410_vddint = {
  273. .constraints = {
  274. .name = "PVDD_INT",
  275. .min_uV = 1000000,
  276. .max_uV = 1200000,
  277. .always_on = 1,
  278. .valid_ops_mask = REGULATOR_CHANGE_VOLTAGE,
  279. },
  280. };
  281. /* VDD_HI, LDO3 on J5 */
  282. static struct regulator_init_data smdk6410_vddhi = {
  283. .constraints = {
  284. .name = "PVDD_HI",
  285. .always_on = 1,
  286. },
  287. };
  288. /* VDD_PLL, LDO2 on J5 */
  289. static struct regulator_init_data smdk6410_vddpll = {
  290. .constraints = {
  291. .name = "PVDD_PLL",
  292. .always_on = 1,
  293. },
  294. };
  295. /* VDD_UH_MMC, LDO5 on J5 */
  296. static struct regulator_init_data smdk6410_vdduh_mmc = {
  297. .constraints = {
  298. .name = "PVDD_UH+PVDD_MMC",
  299. .always_on = 1,
  300. },
  301. };
  302. /* VCCM3BT, LDO8 on J5 */
  303. static struct regulator_init_data smdk6410_vccmc3bt = {
  304. .constraints = {
  305. .name = "PVCCM3BT",
  306. .always_on = 1,
  307. },
  308. };
  309. /* VCCM2MTV, LDO11 on J5 */
  310. static struct regulator_init_data smdk6410_vccm2mtv = {
  311. .constraints = {
  312. .name = "PVCCM2MTV",
  313. .always_on = 1,
  314. },
  315. };
  316. /* VDD_LCD, LDO12 on J5 */
  317. static struct regulator_init_data smdk6410_vddlcd = {
  318. .constraints = {
  319. .name = "PVDD_LCD",
  320. .always_on = 1,
  321. },
  322. };
  323. /* VDD_OTGI, LDO9 on J5 */
  324. static struct regulator_init_data smdk6410_vddotgi = {
  325. .constraints = {
  326. .name = "PVDD_OTGI",
  327. .always_on = 1,
  328. },
  329. };
  330. /* VDD_OTG, LDO14 on J5 */
  331. static struct regulator_init_data smdk6410_vddotg = {
  332. .constraints = {
  333. .name = "PVDD_OTG",
  334. .always_on = 1,
  335. },
  336. };
  337. /* VDD_ALIVE, LDO15 on J5 */
  338. static struct regulator_init_data smdk6410_vddalive = {
  339. .constraints = {
  340. .name = "PVDD_ALIVE",
  341. .always_on = 1,
  342. },
  343. };
  344. /* VDD_AUDIO, VLDO_AUDIO on J5 */
  345. static struct regulator_init_data smdk6410_vddaudio = {
  346. .constraints = {
  347. .name = "PVDD_AUDIO",
  348. .always_on = 1,
  349. },
  350. };
  351. #endif
  352. #ifdef CONFIG_SMDK6410_WM1190_EV1
  353. /* S3C64xx internal logic & PLL */
  354. static struct regulator_init_data wm8350_dcdc1_data = {
  355. .constraints = {
  356. .name = "PVDD_INT+PVDD_PLL",
  357. .min_uV = 1200000,
  358. .max_uV = 1200000,
  359. .always_on = 1,
  360. .apply_uV = 1,
  361. },
  362. };
  363. /* Memory */
  364. static struct regulator_init_data wm8350_dcdc3_data = {
  365. .constraints = {
  366. .name = "PVDD_MEM",
  367. .min_uV = 1800000,
  368. .max_uV = 1800000,
  369. .always_on = 1,
  370. .state_mem = {
  371. .uV = 1800000,
  372. .mode = REGULATOR_MODE_NORMAL,
  373. .enabled = 1,
  374. },
  375. .initial_state = PM_SUSPEND_MEM,
  376. },
  377. };
  378. /* USB, EXT, PCM, ADC/DAC, USB, MMC */
  379. static struct regulator_consumer_supply wm8350_dcdc4_consumers[] = {
  380. REGULATOR_SUPPLY("DVDD", "0-001b"),
  381. };
  382. static struct regulator_init_data wm8350_dcdc4_data = {
  383. .constraints = {
  384. .name = "PVDD_HI+PVDD_EXT+PVDD_SYS+PVCCM2MTV",
  385. .min_uV = 3000000,
  386. .max_uV = 3000000,
  387. .always_on = 1,
  388. },
  389. .num_consumer_supplies = ARRAY_SIZE(wm8350_dcdc4_consumers),
  390. .consumer_supplies = wm8350_dcdc4_consumers,
  391. };
  392. /* OTGi/1190-EV1 HPVDD & AVDD */
  393. static struct regulator_init_data wm8350_ldo4_data = {
  394. .constraints = {
  395. .name = "PVDD_OTGI+HPVDD+AVDD",
  396. .min_uV = 1200000,
  397. .max_uV = 1200000,
  398. .apply_uV = 1,
  399. .always_on = 1,
  400. },
  401. };
  402. static struct {
  403. int regulator;
  404. struct regulator_init_data *initdata;
  405. } wm1190_regulators[] = {
  406. { WM8350_DCDC_1, &wm8350_dcdc1_data },
  407. { WM8350_DCDC_3, &wm8350_dcdc3_data },
  408. { WM8350_DCDC_4, &wm8350_dcdc4_data },
  409. { WM8350_DCDC_6, &smdk6410_vddarm },
  410. { WM8350_LDO_1, &smdk6410_vddalive },
  411. { WM8350_LDO_2, &smdk6410_vddotg },
  412. { WM8350_LDO_3, &smdk6410_vddlcd },
  413. { WM8350_LDO_4, &wm8350_ldo4_data },
  414. };
  415. static int __init smdk6410_wm8350_init(struct wm8350 *wm8350)
  416. {
  417. int i;
  418. /* Configure the IRQ line */
  419. s3c_gpio_setpull(S3C64XX_GPN(12), S3C_GPIO_PULL_UP);
  420. /* Instantiate the regulators */
  421. for (i = 0; i < ARRAY_SIZE(wm1190_regulators); i++)
  422. wm8350_register_regulator(wm8350,
  423. wm1190_regulators[i].regulator,
  424. wm1190_regulators[i].initdata);
  425. return 0;
  426. }
  427. static struct wm8350_platform_data __initdata smdk6410_wm8350_pdata = {
  428. .init = smdk6410_wm8350_init,
  429. .irq_high = 1,
  430. .irq_base = IRQ_BOARD_START,
  431. };
  432. #endif
  433. #ifdef CONFIG_SMDK6410_WM1192_EV1
  434. static struct gpio_led wm1192_pmic_leds[] = {
  435. {
  436. .name = "PMIC:red:power",
  437. .gpio = GPIO_BOARD_START + 3,
  438. .default_state = LEDS_GPIO_DEFSTATE_ON,
  439. },
  440. };
  441. static struct gpio_led_platform_data wm1192_pmic_led = {
  442. .num_leds = ARRAY_SIZE(wm1192_pmic_leds),
  443. .leds = wm1192_pmic_leds,
  444. };
  445. static struct platform_device wm1192_pmic_led_dev = {
  446. .name = "leds-gpio",
  447. .id = -1,
  448. .dev = {
  449. .platform_data = &wm1192_pmic_led,
  450. },
  451. };
  452. static int wm1192_pre_init(struct wm831x *wm831x)
  453. {
  454. int ret;
  455. /* Configure the IRQ line */
  456. s3c_gpio_setpull(S3C64XX_GPN(12), S3C_GPIO_PULL_UP);
  457. ret = platform_device_register(&wm1192_pmic_led_dev);
  458. if (ret != 0)
  459. dev_err(wm831x->dev, "Failed to add PMIC LED: %d\n", ret);
  460. return 0;
  461. }
  462. static struct wm831x_backlight_pdata wm1192_backlight_pdata = {
  463. .isink = 1,
  464. .max_uA = 27554,
  465. };
  466. static struct regulator_init_data wm1192_dcdc3 = {
  467. .constraints = {
  468. .name = "PVDD_MEM+PVDD_GPS",
  469. .always_on = 1,
  470. },
  471. };
  472. static struct regulator_consumer_supply wm1192_ldo1_consumers[] = {
  473. REGULATOR_SUPPLY("DVDD", "0-001b"), /* WM8580 */
  474. };
  475. static struct regulator_init_data wm1192_ldo1 = {
  476. .constraints = {
  477. .name = "PVDD_LCD+PVDD_EXT",
  478. .always_on = 1,
  479. },
  480. .consumer_supplies = wm1192_ldo1_consumers,
  481. .num_consumer_supplies = ARRAY_SIZE(wm1192_ldo1_consumers),
  482. };
  483. static struct wm831x_status_pdata wm1192_led7_pdata = {
  484. .name = "LED7:green:",
  485. };
  486. static struct wm831x_status_pdata wm1192_led8_pdata = {
  487. .name = "LED8:green:",
  488. };
  489. static struct wm831x_pdata smdk6410_wm1192_pdata = {
  490. .pre_init = wm1192_pre_init,
  491. .backlight = &wm1192_backlight_pdata,
  492. .dcdc = {
  493. &smdk6410_vddarm, /* DCDC1 */
  494. &smdk6410_vddint, /* DCDC2 */
  495. &wm1192_dcdc3,
  496. },
  497. .gpio_base = GPIO_BOARD_START,
  498. .ldo = {
  499. &wm1192_ldo1, /* LDO1 */
  500. &smdk6410_vdduh_mmc, /* LDO2 */
  501. NULL, /* LDO3 NC */
  502. &smdk6410_vddotgi, /* LDO4 */
  503. &smdk6410_vddotg, /* LDO5 */
  504. &smdk6410_vddhi, /* LDO6 */
  505. &smdk6410_vddaudio, /* LDO7 */
  506. &smdk6410_vccm2mtv, /* LDO8 */
  507. &smdk6410_vddpll, /* LDO9 */
  508. &smdk6410_vccmc3bt, /* LDO10 */
  509. &smdk6410_vddalive, /* LDO11 */
  510. },
  511. .status = {
  512. &wm1192_led7_pdata,
  513. &wm1192_led8_pdata,
  514. },
  515. };
  516. #endif
  517. static struct i2c_board_info i2c_devs0[] __initdata = {
  518. { I2C_BOARD_INFO("24c08", 0x50), },
  519. { I2C_BOARD_INFO("wm8580", 0x1b), },
  520. #ifdef CONFIG_SMDK6410_WM1192_EV1
  521. { I2C_BOARD_INFO("wm8312", 0x34),
  522. .platform_data = &smdk6410_wm1192_pdata,
  523. .irq = S3C_EINT(12),
  524. },
  525. #endif
  526. #ifdef CONFIG_SMDK6410_WM1190_EV1
  527. { I2C_BOARD_INFO("wm8350", 0x1a),
  528. .platform_data = &smdk6410_wm8350_pdata,
  529. .irq = S3C_EINT(12),
  530. },
  531. #endif
  532. };
  533. static struct i2c_board_info i2c_devs1[] __initdata = {
  534. { I2C_BOARD_INFO("24c128", 0x57), }, /* Samsung S524AD0XD1 */
  535. };
  536. /* LCD Backlight data */
  537. static struct samsung_bl_gpio_info smdk6410_bl_gpio_info = {
  538. .no = S3C64XX_GPF(15),
  539. .func = S3C_GPIO_SFN(2),
  540. };
  541. static struct platform_pwm_backlight_data smdk6410_bl_data = {
  542. .pwm_id = 1,
  543. };
  544. static struct s3c_hsotg_plat smdk6410_hsotg_pdata;
  545. static void __init smdk6410_map_io(void)
  546. {
  547. u32 tmp;
  548. s3c64xx_init_io(smdk6410_iodesc, ARRAY_SIZE(smdk6410_iodesc));
  549. s3c24xx_init_clocks(12000000);
  550. s3c24xx_init_uarts(smdk6410_uartcfgs, ARRAY_SIZE(smdk6410_uartcfgs));
  551. /* set the LCD type */
  552. tmp = __raw_readl(S3C64XX_SPCON);
  553. tmp &= ~S3C64XX_SPCON_LCD_SEL_MASK;
  554. tmp |= S3C64XX_SPCON_LCD_SEL_RGB;
  555. __raw_writel(tmp, S3C64XX_SPCON);
  556. /* remove the lcd bypass */
  557. tmp = __raw_readl(S3C64XX_MODEM_MIFPCON);
  558. tmp &= ~MIFPCON_LCD_BYPASS;
  559. __raw_writel(tmp, S3C64XX_MODEM_MIFPCON);
  560. }
  561. static void __init smdk6410_machine_init(void)
  562. {
  563. u32 cs1;
  564. s3c_i2c0_set_platdata(NULL);
  565. s3c_i2c1_set_platdata(NULL);
  566. s3c_fb_set_platdata(&smdk6410_lcd_pdata);
  567. s3c_hsotg_set_platdata(&smdk6410_hsotg_pdata);
  568. samsung_keypad_set_platdata(&smdk6410_keypad_data);
  569. s3c24xx_ts_set_platdata(NULL);
  570. /* configure nCS1 width to 16 bits */
  571. cs1 = __raw_readl(S3C64XX_SROM_BW) &
  572. ~(S3C64XX_SROM_BW__CS_MASK << S3C64XX_SROM_BW__NCS1__SHIFT);
  573. cs1 |= ((1 << S3C64XX_SROM_BW__DATAWIDTH__SHIFT) |
  574. (1 << S3C64XX_SROM_BW__WAITENABLE__SHIFT) |
  575. (1 << S3C64XX_SROM_BW__BYTEENABLE__SHIFT)) <<
  576. S3C64XX_SROM_BW__NCS1__SHIFT;
  577. __raw_writel(cs1, S3C64XX_SROM_BW);
  578. /* set timing for nCS1 suitable for ethernet chip */
  579. __raw_writel((0 << S3C64XX_SROM_BCX__PMC__SHIFT) |
  580. (6 << S3C64XX_SROM_BCX__TACP__SHIFT) |
  581. (4 << S3C64XX_SROM_BCX__TCAH__SHIFT) |
  582. (1 << S3C64XX_SROM_BCX__TCOH__SHIFT) |
  583. (0xe << S3C64XX_SROM_BCX__TACC__SHIFT) |
  584. (4 << S3C64XX_SROM_BCX__TCOS__SHIFT) |
  585. (0 << S3C64XX_SROM_BCX__TACS__SHIFT), S3C64XX_SROM_BC1);
  586. gpio_request(S3C64XX_GPN(5), "LCD power");
  587. gpio_request(S3C64XX_GPF(13), "LCD power");
  588. i2c_register_board_info(0, i2c_devs0, ARRAY_SIZE(i2c_devs0));
  589. i2c_register_board_info(1, i2c_devs1, ARRAY_SIZE(i2c_devs1));
  590. s3c_ide_set_platdata(&smdk6410_ide_pdata);
  591. samsung_bl_set(&smdk6410_bl_gpio_info, &smdk6410_bl_data);
  592. platform_add_devices(smdk6410_devices, ARRAY_SIZE(smdk6410_devices));
  593. }
  594. MACHINE_START(SMDK6410, "SMDK6410")
  595. /* Maintainer: Ben Dooks <ben-linux@fluff.org> */
  596. .atag_offset = 0x100,
  597. .init_irq = s3c6410_init_irq,
  598. .map_io = smdk6410_map_io,
  599. .init_machine = smdk6410_machine_init,
  600. .init_late = s3c64xx_init_late,
  601. .init_time = s3c24xx_timer_init,
  602. .restart = s3c64xx_restart,
  603. MACHINE_END