mach-crag6410-module.c 11 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403
  1. /* Speyside modules for Cragganmore - board data probing
  2. *
  3. * Copyright 2011 Wolfson Microelectronics plc
  4. * Mark Brown <broonie@opensource.wolfsonmicro.com>
  5. *
  6. * This program is free software; you can redistribute it and/or modify
  7. * it under the terms of the GNU General Public License version 2 as
  8. * published by the Free Software Foundation.
  9. */
  10. #include <linux/export.h>
  11. #include <linux/interrupt.h>
  12. #include <linux/i2c.h>
  13. #include <linux/spi/spi.h>
  14. #include <linux/mfd/wm831x/irq.h>
  15. #include <linux/mfd/wm831x/gpio.h>
  16. #include <linux/mfd/wm8994/pdata.h>
  17. #include <linux/mfd/arizona/pdata.h>
  18. #include <linux/regulator/machine.h>
  19. #include <sound/wm0010.h>
  20. #include <sound/wm2200.h>
  21. #include <sound/wm5100.h>
  22. #include <sound/wm8996.h>
  23. #include <sound/wm8962.h>
  24. #include <sound/wm9081.h>
  25. #include <linux/platform_data/spi-s3c64xx.h>
  26. #include "crag6410.h"
  27. static struct s3c64xx_spi_csinfo wm0010_spi_csinfo = {
  28. .line = S3C64XX_GPC(3),
  29. };
  30. static struct wm0010_pdata wm0010_pdata = {
  31. .gpio_reset = S3C64XX_GPN(6),
  32. .reset_active_high = 1, /* Active high for Glenfarclas Rev 2 */
  33. };
  34. static struct spi_board_info wm1253_devs[] = {
  35. [0] = {
  36. .modalias = "wm0010",
  37. .max_speed_hz = 26 * 1000 * 1000,
  38. .bus_num = 0,
  39. .chip_select = 0,
  40. .mode = SPI_MODE_0,
  41. .irq = S3C_EINT(4),
  42. .controller_data = &wm0010_spi_csinfo,
  43. .platform_data = &wm0010_pdata,
  44. },
  45. };
  46. static struct spi_board_info balblair_devs[] = {
  47. [0] = {
  48. .modalias = "wm0010",
  49. .max_speed_hz = 26 * 1000 * 1000,
  50. .bus_num = 0,
  51. .chip_select = 0,
  52. .mode = SPI_MODE_0,
  53. .irq = S3C_EINT(4),
  54. .controller_data = &wm0010_spi_csinfo,
  55. .platform_data = &wm0010_pdata,
  56. },
  57. };
  58. static struct wm5100_pdata wm5100_pdata = {
  59. .ldo_ena = S3C64XX_GPN(7),
  60. .irq_flags = IRQF_TRIGGER_HIGH,
  61. .gpio_base = CODEC_GPIO_BASE,
  62. .in_mode = {
  63. WM5100_IN_DIFF,
  64. WM5100_IN_DIFF,
  65. WM5100_IN_DIFF,
  66. WM5100_IN_SE,
  67. },
  68. .hp_pol = CODEC_GPIO_BASE + 3,
  69. .jack_modes = {
  70. { WM5100_MICDET_MICBIAS3, 0, 0 },
  71. { WM5100_MICDET_MICBIAS2, 1, 1 },
  72. },
  73. .gpio_defaults = {
  74. 0,
  75. 0,
  76. 0,
  77. 0,
  78. 0x2, /* IRQ: CMOS output */
  79. 0x3, /* CLKOUT: CMOS output */
  80. },
  81. };
  82. static struct wm8996_retune_mobile_config wm8996_retune[] = {
  83. {
  84. .name = "Sub LPF",
  85. .rate = 48000,
  86. .regs = {
  87. 0x6318, 0x6300, 0x1000, 0x0000, 0x0004, 0x2000, 0xF000,
  88. 0x0000, 0x0004, 0x2000, 0xF000, 0x0000, 0x0004, 0x2000,
  89. 0xF000, 0x0000, 0x0004, 0x1000, 0x0800, 0x4000
  90. },
  91. },
  92. {
  93. .name = "Sub HPF",
  94. .rate = 48000,
  95. .regs = {
  96. 0x000A, 0x6300, 0x1000, 0x0000, 0x0004, 0x2000, 0xF000,
  97. 0x0000, 0x0004, 0x2000, 0xF000, 0x0000, 0x0004, 0x2000,
  98. 0xF000, 0x0000, 0x0004, 0x1000, 0x0800, 0x4000
  99. },
  100. },
  101. };
  102. static struct wm8996_pdata wm8996_pdata __initdata = {
  103. .ldo_ena = S3C64XX_GPN(7),
  104. .gpio_base = CODEC_GPIO_BASE,
  105. .micdet_def = 1,
  106. .inl_mode = WM8996_DIFFERRENTIAL_1,
  107. .inr_mode = WM8996_DIFFERRENTIAL_1,
  108. .irq_flags = IRQF_TRIGGER_RISING,
  109. .gpio_default = {
  110. 0x8001, /* GPIO1 == ADCLRCLK1 */
  111. 0x8001, /* GPIO2 == ADCLRCLK2, input due to CPU */
  112. 0x0141, /* GPIO3 == HP_SEL */
  113. 0x0002, /* GPIO4 == IRQ */
  114. 0x020e, /* GPIO5 == CLKOUT */
  115. },
  116. .retune_mobile_cfgs = wm8996_retune,
  117. .num_retune_mobile_cfgs = ARRAY_SIZE(wm8996_retune),
  118. };
  119. static struct wm8962_pdata wm8962_pdata __initdata = {
  120. .gpio_init = {
  121. 0,
  122. WM8962_GPIO_FN_OPCLK,
  123. WM8962_GPIO_FN_DMICCLK,
  124. 0,
  125. 0x8000 | WM8962_GPIO_FN_DMICDAT,
  126. WM8962_GPIO_FN_IRQ, /* Open drain mode */
  127. },
  128. .in4_dc_measure = true,
  129. };
  130. static struct wm9081_pdata wm9081_pdata __initdata = {
  131. .irq_high = false,
  132. .irq_cmos = false,
  133. };
  134. static const struct i2c_board_info wm1254_devs[] = {
  135. { I2C_BOARD_INFO("wm8996", 0x1a),
  136. .platform_data = &wm8996_pdata,
  137. .irq = GLENFARCLAS_PMIC_IRQ_BASE + WM831X_IRQ_GPIO_2,
  138. },
  139. { I2C_BOARD_INFO("wm9081", 0x6c),
  140. .platform_data = &wm9081_pdata, },
  141. };
  142. static const struct i2c_board_info wm1255_devs[] = {
  143. { I2C_BOARD_INFO("wm5100", 0x1a),
  144. .platform_data = &wm5100_pdata,
  145. .irq = GLENFARCLAS_PMIC_IRQ_BASE + WM831X_IRQ_GPIO_2,
  146. },
  147. { I2C_BOARD_INFO("wm9081", 0x6c),
  148. .platform_data = &wm9081_pdata, },
  149. };
  150. static const struct i2c_board_info wm1259_devs[] = {
  151. { I2C_BOARD_INFO("wm8962", 0x1a),
  152. .platform_data = &wm8962_pdata,
  153. .irq = GLENFARCLAS_PMIC_IRQ_BASE + WM831X_IRQ_GPIO_2,
  154. },
  155. };
  156. static struct regulator_init_data wm8994_ldo1 = {
  157. .supply_regulator = "WALLVDD",
  158. };
  159. static struct regulator_init_data wm8994_ldo2 = {
  160. .supply_regulator = "WALLVDD",
  161. };
  162. static struct wm8994_pdata wm8994_pdata = {
  163. .gpio_base = CODEC_GPIO_BASE,
  164. .micb2_delay = 150,
  165. .gpio_defaults = {
  166. 0x3, /* IRQ out, active high, CMOS */
  167. },
  168. .ldo = {
  169. { .enable = S3C64XX_GPN(6), .init_data = &wm8994_ldo1, },
  170. { .enable = S3C64XX_GPN(4), .init_data = &wm8994_ldo2, },
  171. },
  172. };
  173. static const struct i2c_board_info wm1277_devs[] = {
  174. { I2C_BOARD_INFO("wm8958", 0x1a), /* WM8958 is the superset */
  175. .platform_data = &wm8994_pdata,
  176. .irq = GLENFARCLAS_PMIC_IRQ_BASE + WM831X_IRQ_GPIO_2,
  177. },
  178. };
  179. static struct arizona_pdata wm5102_reva_pdata = {
  180. .ldoena = S3C64XX_GPN(7),
  181. .gpio_base = CODEC_GPIO_BASE,
  182. .irq_active_high = true,
  183. .micd_pol_gpio = CODEC_GPIO_BASE + 4,
  184. .gpio_defaults = {
  185. [2] = 0x10000, /* AIF3TXLRCLK */
  186. [3] = 0x4, /* OPCLK */
  187. },
  188. };
  189. static struct s3c64xx_spi_csinfo codec_spi_csinfo = {
  190. .line = S3C64XX_GPN(5),
  191. };
  192. static struct spi_board_info wm5102_reva_spi_devs[] = {
  193. [0] = {
  194. .modalias = "wm5102",
  195. .max_speed_hz = 10 * 1000 * 1000,
  196. .bus_num = 0,
  197. .chip_select = 1,
  198. .mode = SPI_MODE_0,
  199. .irq = GLENFARCLAS_PMIC_IRQ_BASE +
  200. WM831X_IRQ_GPIO_2,
  201. .controller_data = &codec_spi_csinfo,
  202. .platform_data = &wm5102_reva_pdata,
  203. },
  204. };
  205. static struct arizona_pdata wm5102_pdata = {
  206. .ldoena = S3C64XX_GPN(7),
  207. .gpio_base = CODEC_GPIO_BASE,
  208. .irq_active_high = true,
  209. .micd_pol_gpio = CODEC_GPIO_BASE + 2,
  210. .gpio_defaults = {
  211. [2] = 0x10000, /* AIF3TXLRCLK */
  212. [3] = 0x4, /* OPCLK */
  213. },
  214. };
  215. static struct spi_board_info wm5102_spi_devs[] = {
  216. [0] = {
  217. .modalias = "wm5102",
  218. .max_speed_hz = 10 * 1000 * 1000,
  219. .bus_num = 0,
  220. .chip_select = 1,
  221. .mode = SPI_MODE_0,
  222. .irq = GLENFARCLAS_PMIC_IRQ_BASE +
  223. WM831X_IRQ_GPIO_2,
  224. .controller_data = &codec_spi_csinfo,
  225. .platform_data = &wm5102_pdata,
  226. },
  227. };
  228. static struct spi_board_info wm5110_spi_devs[] = {
  229. [0] = {
  230. .modalias = "wm5110",
  231. .max_speed_hz = 10 * 1000 * 1000,
  232. .bus_num = 0,
  233. .chip_select = 1,
  234. .mode = SPI_MODE_0,
  235. .irq = GLENFARCLAS_PMIC_IRQ_BASE +
  236. WM831X_IRQ_GPIO_2,
  237. .controller_data = &codec_spi_csinfo,
  238. .platform_data = &wm5102_reva_pdata,
  239. },
  240. };
  241. static const struct i2c_board_info wm6230_i2c_devs[] = {
  242. { I2C_BOARD_INFO("wm9081", 0x6c),
  243. .platform_data = &wm9081_pdata, },
  244. };
  245. static struct wm2200_pdata wm2200_pdata = {
  246. .ldo_ena = S3C64XX_GPN(7),
  247. .gpio_defaults = {
  248. [2] = 0x0005, /* GPIO3 24.576MHz output clock */
  249. },
  250. };
  251. static const struct i2c_board_info wm2200_i2c[] = {
  252. { I2C_BOARD_INFO("wm2200", 0x3a),
  253. .platform_data = &wm2200_pdata, },
  254. };
  255. static const struct {
  256. u8 id;
  257. u8 rev;
  258. const char *name;
  259. const struct i2c_board_info *i2c_devs;
  260. int num_i2c_devs;
  261. const struct spi_board_info *spi_devs;
  262. int num_spi_devs;
  263. } gf_mods[] = {
  264. { .id = 0x01, .rev = 0xff, .name = "1250-EV1 Springbank" },
  265. { .id = 0x02, .rev = 0xff, .name = "1251-EV1 Jura" },
  266. { .id = 0x03, .rev = 0xff, .name = "1252-EV1 Glenlivet" },
  267. { .id = 0x06, .rev = 0xff, .name = "WM8997-6721-CS96-EV1 Lapraoig" },
  268. { .id = 0x07, .rev = 0xff, .name = "WM5110-6271 Deanston",
  269. .spi_devs = wm5110_spi_devs,
  270. .num_spi_devs = ARRAY_SIZE(wm5110_spi_devs) },
  271. { .id = 0x08, .rev = 0xff, .name = "WM8903-6102 Tamdhu" },
  272. { .id = 0x09, .rev = 0xff, .name = "WM1811A-6305 Adelphi" },
  273. { .id = 0x0a, .rev = 0xff, .name = "WM8996-6272 Blackadder" },
  274. { .id = 0x0b, .rev = 0xff, .name = "WM8994-6235 Benromach" },
  275. { .id = 0x11, .rev = 0xff, .name = "6249-EV2 Glenfarclas", },
  276. { .id = 0x14, .rev = 0xff, .name = "6271-EV1 Lochnagar" },
  277. { .id = 0x15, .rev = 0xff, .name = "6320-EV1 Bells",
  278. .i2c_devs = wm6230_i2c_devs,
  279. .num_i2c_devs = ARRAY_SIZE(wm6230_i2c_devs) },
  280. { .id = 0x21, .rev = 0xff, .name = "1275-EV1 Mortlach" },
  281. { .id = 0x25, .rev = 0xff, .name = "1274-EV1 Glencadam" },
  282. { .id = 0x31, .rev = 0xff, .name = "1253-EV1 Tomatin",
  283. .spi_devs = wm1253_devs, .num_spi_devs = ARRAY_SIZE(wm1253_devs) },
  284. { .id = 0x32, .rev = 0xff, .name = "XXXX-EV1 Caol Illa" },
  285. { .id = 0x33, .rev = 0xff, .name = "XXXX-EV1 Oban" },
  286. { .id = 0x34, .rev = 0xff, .name = "WM0010-6320-CS42 Balblair",
  287. .spi_devs = balblair_devs,
  288. .num_spi_devs = ARRAY_SIZE(balblair_devs) },
  289. { .id = 0x39, .rev = 0xff, .name = "1254-EV1 Dallas Dhu",
  290. .i2c_devs = wm1254_devs, .num_i2c_devs = ARRAY_SIZE(wm1254_devs) },
  291. { .id = 0x3a, .rev = 0xff, .name = "1259-EV1 Tobermory",
  292. .i2c_devs = wm1259_devs, .num_i2c_devs = ARRAY_SIZE(wm1259_devs) },
  293. { .id = 0x3b, .rev = 0xff, .name = "1255-EV1 Kilchoman",
  294. .i2c_devs = wm1255_devs, .num_i2c_devs = ARRAY_SIZE(wm1255_devs) },
  295. { .id = 0x3c, .rev = 0xff, .name = "1273-EV1 Longmorn" },
  296. { .id = 0x3d, .rev = 0xff, .name = "1277-EV1 Littlemill",
  297. .i2c_devs = wm1277_devs, .num_i2c_devs = ARRAY_SIZE(wm1277_devs) },
  298. { .id = 0x3e, .rev = 0, .name = "WM5102-6271-EV1-CS127 Amrut",
  299. .spi_devs = wm5102_reva_spi_devs,
  300. .num_spi_devs = ARRAY_SIZE(wm5102_reva_spi_devs) },
  301. { .id = 0x3e, .rev = -1, .name = "WM5102-6271-EV1-CS127 Amrut",
  302. .spi_devs = wm5102_spi_devs,
  303. .num_spi_devs = ARRAY_SIZE(wm5102_spi_devs) },
  304. { .id = 0x3f, .rev = -1, .name = "WM2200-6271-CS90-M-REV1",
  305. .i2c_devs = wm2200_i2c, .num_i2c_devs = ARRAY_SIZE(wm2200_i2c) },
  306. };
  307. static int wlf_gf_module_probe(struct i2c_client *i2c,
  308. const struct i2c_device_id *i2c_id)
  309. {
  310. int ret, i, j, id, rev;
  311. ret = i2c_smbus_read_byte_data(i2c, 0);
  312. if (ret < 0) {
  313. dev_err(&i2c->dev, "Failed to read ID: %d\n", ret);
  314. return ret;
  315. }
  316. id = (ret & 0xfe) >> 2;
  317. rev = ret & 0x3;
  318. for (i = 0; i < ARRAY_SIZE(gf_mods); i++)
  319. if (id == gf_mods[i].id && (gf_mods[i].rev == 0xff ||
  320. rev == gf_mods[i].rev))
  321. break;
  322. if (i < ARRAY_SIZE(gf_mods)) {
  323. dev_info(&i2c->dev, "%s revision %d\n",
  324. gf_mods[i].name, rev + 1);
  325. for (j = 0; j < gf_mods[i].num_i2c_devs; j++) {
  326. if (!i2c_new_device(i2c->adapter,
  327. &(gf_mods[i].i2c_devs[j])))
  328. dev_err(&i2c->dev,
  329. "Failed to register dev: %d\n", ret);
  330. }
  331. spi_register_board_info(gf_mods[i].spi_devs,
  332. gf_mods[i].num_spi_devs);
  333. } else {
  334. dev_warn(&i2c->dev, "Unknown module ID 0x%x revision %d\n",
  335. id, rev + 1);
  336. }
  337. return 0;
  338. }
  339. static const struct i2c_device_id wlf_gf_module_id[] = {
  340. { "wlf-gf-module", 0 },
  341. { }
  342. };
  343. static struct i2c_driver wlf_gf_module_driver = {
  344. .driver = {
  345. .name = "wlf-gf-module",
  346. .owner = THIS_MODULE,
  347. },
  348. .probe = wlf_gf_module_probe,
  349. .id_table = wlf_gf_module_id,
  350. };
  351. static int __init wlf_gf_module_register(void)
  352. {
  353. return i2c_add_driver(&wlf_gf_module_driver);
  354. }
  355. module_init(wlf_gf_module_register);