clock3517.c 4.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118
  1. /*
  2. * OMAP3517/3505-specific clock framework functions
  3. *
  4. * Copyright (C) 2010 Texas Instruments, Inc.
  5. * Copyright (C) 2011 Nokia Corporation
  6. *
  7. * Ranjith Lohithakshan
  8. * Paul Walmsley
  9. *
  10. * Parts of this code are based on code written by
  11. * Richard Woodruff, Tony Lindgren, Tuukka Tikkanen, Karthik Dasu,
  12. * Russell King
  13. *
  14. * This program is free software; you can redistribute it and/or modify
  15. * it under the terms of the GNU General Public License version 2 as
  16. * published by the Free Software Foundation.
  17. */
  18. #undef DEBUG
  19. #include <linux/kernel.h>
  20. #include <linux/clk.h>
  21. #include <linux/io.h>
  22. #include "clock.h"
  23. #include "clock3517.h"
  24. #include "cm3xxx.h"
  25. #include "cm-regbits-34xx.h"
  26. /*
  27. * In AM35xx IPSS, the {ICK,FCK} enable bits for modules are exported
  28. * in the same register at a bit offset of 0x8. The EN_ACK for ICK is
  29. * at an offset of 4 from ICK enable bit.
  30. */
  31. #define AM35XX_IPSS_ICK_MASK 0xF
  32. #define AM35XX_IPSS_ICK_EN_ACK_OFFSET 0x4
  33. #define AM35XX_IPSS_ICK_FCK_OFFSET 0x8
  34. #define AM35XX_IPSS_CLK_IDLEST_VAL 0
  35. /**
  36. * am35xx_clk_find_idlest - return clock ACK info for AM35XX IPSS
  37. * @clk: struct clk * being enabled
  38. * @idlest_reg: void __iomem ** to store CM_IDLEST reg address into
  39. * @idlest_bit: pointer to a u8 to store the CM_IDLEST bit shift into
  40. * @idlest_val: pointer to a u8 to store the CM_IDLEST indicator
  41. *
  42. * The interface clocks on AM35xx IPSS reflects the clock idle status
  43. * in the enable register itsel at a bit offset of 4 from the enable
  44. * bit. A value of 1 indicates that clock is enabled.
  45. */
  46. static void am35xx_clk_find_idlest(struct clk_hw_omap *clk,
  47. void __iomem **idlest_reg,
  48. u8 *idlest_bit,
  49. u8 *idlest_val)
  50. {
  51. *idlest_reg = (__force void __iomem *)(clk->enable_reg);
  52. *idlest_bit = clk->enable_bit + AM35XX_IPSS_ICK_EN_ACK_OFFSET;
  53. *idlest_val = AM35XX_IPSS_CLK_IDLEST_VAL;
  54. }
  55. /**
  56. * am35xx_clk_find_companion - find companion clock to @clk
  57. * @clk: struct clk * to find the companion clock of
  58. * @other_reg: void __iomem ** to return the companion clock CM_*CLKEN va in
  59. * @other_bit: u8 ** to return the companion clock bit shift in
  60. *
  61. * Some clocks don't have companion clocks. For example, modules with
  62. * only an interface clock (such as HECC) don't have a companion
  63. * clock. Right now, this code relies on the hardware exporting a bit
  64. * in the correct companion register that indicates that the
  65. * nonexistent 'companion clock' is active. Future patches will
  66. * associate this type of code with per-module data structures to
  67. * avoid this issue, and remove the casts. No return value.
  68. */
  69. static void am35xx_clk_find_companion(struct clk_hw_omap *clk,
  70. void __iomem **other_reg,
  71. u8 *other_bit)
  72. {
  73. *other_reg = (__force void __iomem *)(clk->enable_reg);
  74. if (clk->enable_bit & AM35XX_IPSS_ICK_MASK)
  75. *other_bit = clk->enable_bit + AM35XX_IPSS_ICK_FCK_OFFSET;
  76. else
  77. *other_bit = clk->enable_bit - AM35XX_IPSS_ICK_FCK_OFFSET;
  78. }
  79. const struct clk_hw_omap_ops clkhwops_am35xx_ipss_module_wait = {
  80. .find_idlest = am35xx_clk_find_idlest,
  81. .find_companion = am35xx_clk_find_companion,
  82. };
  83. /**
  84. * am35xx_clk_ipss_find_idlest - return CM_IDLEST info for IPSS
  85. * @clk: struct clk * being enabled
  86. * @idlest_reg: void __iomem ** to store CM_IDLEST reg address into
  87. * @idlest_bit: pointer to a u8 to store the CM_IDLEST bit shift into
  88. * @idlest_val: pointer to a u8 to store the CM_IDLEST indicator
  89. *
  90. * The IPSS target CM_IDLEST bit is at a different shift from the
  91. * CM_{I,F}CLKEN bit. Pass back the correct info via @idlest_reg
  92. * and @idlest_bit. No return value.
  93. */
  94. static void am35xx_clk_ipss_find_idlest(struct clk_hw_omap *clk,
  95. void __iomem **idlest_reg,
  96. u8 *idlest_bit,
  97. u8 *idlest_val)
  98. {
  99. u32 r;
  100. r = (((__force u32)clk->enable_reg & ~0xf0) | 0x20);
  101. *idlest_reg = (__force void __iomem *)r;
  102. *idlest_bit = AM35XX_ST_IPSS_SHIFT;
  103. *idlest_val = OMAP34XX_CM_IDLEST_VAL;
  104. }
  105. const struct clk_hw_omap_ops clkhwops_am35xx_ipss_wait = {
  106. .allow_idle = omap2_clkt_iclk_allow_idle,
  107. .deny_idle = omap2_clkt_iclk_deny_idle,
  108. .find_idlest = am35xx_clk_ipss_find_idlest,
  109. .find_companion = omap2_clk_dflt_find_companion,
  110. };