Home Explore Help
Register Sign In
phyus
/
linux-vybrid_public
8
0
Fork 0
Files Issues 0 Pull Requests 0 Wiki
Tree: 901b74a3c4
Branches Tags
linux-vybrid_pu...
/
arch
/
arm
/
include
/
debug
/
icedcc.S

icedcc.S 1.5 KB
History Raw

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990 
  1. /*
    2. 

  2.  *  arch/arm/include/debug/icedcc.S
    3. 

  3.  *
    4. 

  4.  *  Copyright (C) 1994-1999 Russell King
    5. 

  5.  *
    6. 

  6.  * This program is free software; you can redistribute it and/or modify
    7. 

  7.  * it under the terms of the GNU General Public License version 2 as
    8. 

  8.  * published by the Free Software Foundation.
    9. 

  9.  *
    10. 

  10.  */
    11. 

  11. 

  12. 		@@ debug using ARM EmbeddedICE DCC channel
    13. 

  13. 

  14. 		.macro	addruart, rp, rv, tmp
    15. 

  15. 		.endm
    16. 

  16. 

  17. #if defined(CONFIG_CPU_V6) || defined(CONFIG_CPU_V6K) || defined(CONFIG_CPU_V7)
    18. 

  18. 

  19. 		.macro	senduart, rd, rx
    20. 

  20. 		mcr	p14, 0, \rd, c0, c5, 0
    21. 

  21. 		.endm
    22. 

  22. 

  23. 		.macro	busyuart, rd, rx
    24. 

  24. 1001:
    25. 

  25. 		mrc	p14, 0, \rx, c0, c1, 0
    26. 

  26. 		tst	\rx, #0x20000000
    27. 

  27. 		beq	1001b
    28. 

  28. 		.endm
    29. 

  29. 

  30. 		.macro	waituart, rd, rx
    31. 

  31. 		mov	\rd, #0x2000000
    32. 

  32. 1001:
    33. 

  33. 		subs	\rd, \rd, #1
    34. 

  34. 		bmi	1002f
    35. 

  35. 		mrc	p14, 0, \rx, c0, c1, 0
    36. 

  36. 		tst	\rx, #0x20000000
    37. 

  37. 		bne	1001b
    38. 

  38. 1002:
    39. 

  39. 		.endm
    40. 

  40. 

  41. #elif defined(CONFIG_CPU_XSCALE)
    42. 

  42. 

  43. 		.macro	senduart, rd, rx
    44. 

  44. 		mcr	p14, 0, \rd, c8, c0, 0
    45. 

  45. 		.endm
    46. 

  46. 

  47. 		.macro	busyuart, rd, rx
    48. 

  48. 1001:
    49. 

  49. 		mrc	p14, 0, \rx, c14, c0, 0
    50. 

  50. 		tst	\rx, #0x10000000
    51. 

  51. 		beq	1001b
    52. 

  52. 		.endm
    53. 

  53. 

  54. 		.macro	waituart, rd, rx
    55. 

  55. 		mov	\rd, #0x10000000
    56. 

  56. 1001:
    57. 

  57. 		subs	\rd, \rd, #1
    58. 

  58. 		bmi	1002f
    59. 

  59. 		mrc	p14, 0, \rx, c14, c0, 0
    60. 

  60. 		tst	\rx, #0x10000000
    61. 

  61. 		bne	1001b
    62. 

  62. 1002:
    63. 

  63. 		.endm
    64. 

  64. 

  65. #else
    66. 

  66. 

  67. 		.macro	senduart, rd, rx
    68. 

  68. 		mcr	p14, 0, \rd, c1, c0, 0
    69. 

  69. 		.endm
    70. 

  70. 

  71. 		.macro	busyuart, rd, rx
    72. 

  72. 1001:
    73. 

  73. 		mrc	p14, 0, \rx, c0, c0, 0
    74. 

  74. 		tst	\rx, #2
    75. 

  75. 		beq	1001b
    76. 

  76. 

  77. 		.endm
    78. 

  78. 

  79. 		.macro	waituart, rd, rx
    80. 

  80. 		mov	\rd, #0x2000000
    81. 

  81. 1001:
    82. 

  82. 		subs	\rd, \rd, #1
    83. 

  83. 		bmi	1002f
    84. 

  84. 		mrc	p14, 0, \rx, c0, c0, 0
    85. 

  85. 		tst	\rx, #2
    86. 

  86. 		bne	1001b
    87. 

  87. 1002:
    88. 

  88. 		.endm
    89. 

  89. 

  90. #endif	/* CONFIG_CPU_V6 */
    91.