tegra20-ventana.dts 13 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611
  1. /dts-v1/;
  2. /include/ "tegra20.dtsi"
  3. / {
  4. model = "NVIDIA Tegra20 Ventana evaluation board";
  5. compatible = "nvidia,ventana", "nvidia,tegra20";
  6. memory {
  7. reg = <0x00000000 0x40000000>;
  8. };
  9. host1x {
  10. hdmi {
  11. status = "okay";
  12. vdd-supply = <&hdmi_vdd_reg>;
  13. pll-supply = <&hdmi_pll_reg>;
  14. nvidia,ddc-i2c-bus = <&hdmi_ddc>;
  15. nvidia,hpd-gpio = <&gpio 111 0>; /* PN7 */
  16. };
  17. };
  18. pinmux {
  19. pinctrl-names = "default";
  20. pinctrl-0 = <&state_default>;
  21. state_default: pinmux {
  22. ata {
  23. nvidia,pins = "ata";
  24. nvidia,function = "ide";
  25. };
  26. atb {
  27. nvidia,pins = "atb", "gma", "gme";
  28. nvidia,function = "sdio4";
  29. };
  30. atc {
  31. nvidia,pins = "atc";
  32. nvidia,function = "nand";
  33. };
  34. atd {
  35. nvidia,pins = "atd", "ate", "gmb", "spia",
  36. "spib", "spic";
  37. nvidia,function = "gmi";
  38. };
  39. cdev1 {
  40. nvidia,pins = "cdev1";
  41. nvidia,function = "plla_out";
  42. };
  43. cdev2 {
  44. nvidia,pins = "cdev2";
  45. nvidia,function = "pllp_out4";
  46. };
  47. crtp {
  48. nvidia,pins = "crtp", "lm1";
  49. nvidia,function = "crt";
  50. };
  51. csus {
  52. nvidia,pins = "csus";
  53. nvidia,function = "vi_sensor_clk";
  54. };
  55. dap1 {
  56. nvidia,pins = "dap1";
  57. nvidia,function = "dap1";
  58. };
  59. dap2 {
  60. nvidia,pins = "dap2";
  61. nvidia,function = "dap2";
  62. };
  63. dap3 {
  64. nvidia,pins = "dap3";
  65. nvidia,function = "dap3";
  66. };
  67. dap4 {
  68. nvidia,pins = "dap4";
  69. nvidia,function = "dap4";
  70. };
  71. dta {
  72. nvidia,pins = "dta", "dtb", "dtc", "dtd", "dte";
  73. nvidia,function = "vi";
  74. };
  75. dtf {
  76. nvidia,pins = "dtf";
  77. nvidia,function = "i2c3";
  78. };
  79. gmc {
  80. nvidia,pins = "gmc";
  81. nvidia,function = "uartd";
  82. };
  83. gmd {
  84. nvidia,pins = "gmd";
  85. nvidia,function = "sflash";
  86. };
  87. gpu {
  88. nvidia,pins = "gpu";
  89. nvidia,function = "pwm";
  90. };
  91. gpu7 {
  92. nvidia,pins = "gpu7";
  93. nvidia,function = "rtck";
  94. };
  95. gpv {
  96. nvidia,pins = "gpv", "slxa", "slxk";
  97. nvidia,function = "pcie";
  98. };
  99. hdint {
  100. nvidia,pins = "hdint";
  101. nvidia,function = "hdmi";
  102. };
  103. i2cp {
  104. nvidia,pins = "i2cp";
  105. nvidia,function = "i2cp";
  106. };
  107. irrx {
  108. nvidia,pins = "irrx", "irtx";
  109. nvidia,function = "uartb";
  110. };
  111. kbca {
  112. nvidia,pins = "kbca", "kbcb", "kbcc", "kbcd",
  113. "kbce", "kbcf";
  114. nvidia,function = "kbc";
  115. };
  116. lcsn {
  117. nvidia,pins = "lcsn", "ldc", "lm0", "lpw1",
  118. "lsdi", "lvp0";
  119. nvidia,function = "rsvd4";
  120. };
  121. ld0 {
  122. nvidia,pins = "ld0", "ld1", "ld2", "ld3", "ld4",
  123. "ld5", "ld6", "ld7", "ld8", "ld9",
  124. "ld10", "ld11", "ld12", "ld13", "ld14",
  125. "ld15", "ld16", "ld17", "ldi", "lhp0",
  126. "lhp1", "lhp2", "lhs", "lpp", "lpw0",
  127. "lpw2", "lsc0", "lsc1", "lsck", "lsda",
  128. "lspi", "lvp1", "lvs";
  129. nvidia,function = "displaya";
  130. };
  131. owc {
  132. nvidia,pins = "owc", "spdi", "spdo", "uac";
  133. nvidia,function = "rsvd2";
  134. };
  135. pmc {
  136. nvidia,pins = "pmc";
  137. nvidia,function = "pwr_on";
  138. };
  139. rm {
  140. nvidia,pins = "rm";
  141. nvidia,function = "i2c1";
  142. };
  143. sdb {
  144. nvidia,pins = "sdb", "sdc", "sdd", "slxc";
  145. nvidia,function = "sdio3";
  146. };
  147. sdio1 {
  148. nvidia,pins = "sdio1";
  149. nvidia,function = "sdio1";
  150. };
  151. slxd {
  152. nvidia,pins = "slxd";
  153. nvidia,function = "spdif";
  154. };
  155. spid {
  156. nvidia,pins = "spid", "spie", "spif";
  157. nvidia,function = "spi1";
  158. };
  159. spig {
  160. nvidia,pins = "spig", "spih";
  161. nvidia,function = "spi2_alt";
  162. };
  163. uaa {
  164. nvidia,pins = "uaa", "uab", "uda";
  165. nvidia,function = "ulpi";
  166. };
  167. uad {
  168. nvidia,pins = "uad";
  169. nvidia,function = "irda";
  170. };
  171. uca {
  172. nvidia,pins = "uca", "ucb";
  173. nvidia,function = "uartc";
  174. };
  175. conf_ata {
  176. nvidia,pins = "ata", "atb", "atc", "atd",
  177. "cdev1", "cdev2", "dap1", "dap2",
  178. "dap4", "ddc", "dtf", "gma", "gmc",
  179. "gme", "gpu", "gpu7", "i2cp", "irrx",
  180. "irtx", "pta", "rm", "sdc", "sdd",
  181. "slxc", "slxd", "slxk", "spdi", "spdo",
  182. "uac", "uad", "uca", "ucb", "uda";
  183. nvidia,pull = <0>;
  184. nvidia,tristate = <0>;
  185. };
  186. conf_ate {
  187. nvidia,pins = "ate", "csus", "dap3", "gmd",
  188. "gpv", "owc", "spia", "spib", "spic",
  189. "spid", "spie", "spig";
  190. nvidia,pull = <0>;
  191. nvidia,tristate = <1>;
  192. };
  193. conf_ck32 {
  194. nvidia,pins = "ck32", "ddrc", "pmca", "pmcb",
  195. "pmcc", "pmcd", "pmce", "xm2c", "xm2d";
  196. nvidia,pull = <0>;
  197. };
  198. conf_crtp {
  199. nvidia,pins = "crtp", "gmb", "slxa", "spih";
  200. nvidia,pull = <2>;
  201. nvidia,tristate = <1>;
  202. };
  203. conf_dta {
  204. nvidia,pins = "dta", "dtb", "dtc", "dtd";
  205. nvidia,pull = <1>;
  206. nvidia,tristate = <0>;
  207. };
  208. conf_dte {
  209. nvidia,pins = "dte", "spif";
  210. nvidia,pull = <1>;
  211. nvidia,tristate = <1>;
  212. };
  213. conf_hdint {
  214. nvidia,pins = "hdint", "lcsn", "ldc", "lm1",
  215. "lpw1", "lsck", "lsda", "lsdi", "lvp0";
  216. nvidia,tristate = <1>;
  217. };
  218. conf_kbca {
  219. nvidia,pins = "kbca", "kbcb", "kbcc", "kbcd",
  220. "kbce", "kbcf", "sdio1", "uaa", "uab";
  221. nvidia,pull = <2>;
  222. nvidia,tristate = <0>;
  223. };
  224. conf_lc {
  225. nvidia,pins = "lc", "ls";
  226. nvidia,pull = <2>;
  227. };
  228. conf_ld0 {
  229. nvidia,pins = "ld0", "ld1", "ld2", "ld3", "ld4",
  230. "ld5", "ld6", "ld7", "ld8", "ld9",
  231. "ld10", "ld11", "ld12", "ld13", "ld14",
  232. "ld15", "ld16", "ld17", "ldi", "lhp0",
  233. "lhp1", "lhp2", "lhs", "lm0", "lpp",
  234. "lpw0", "lpw2", "lsc0", "lsc1", "lspi",
  235. "lvp1", "lvs", "pmc", "sdb";
  236. nvidia,tristate = <0>;
  237. };
  238. conf_ld17_0 {
  239. nvidia,pins = "ld17_0", "ld19_18", "ld21_20",
  240. "ld23_22";
  241. nvidia,pull = <1>;
  242. };
  243. drive_sdio1 {
  244. nvidia,pins = "drive_sdio1";
  245. nvidia,high-speed-mode = <0>;
  246. nvidia,schmitt = <1>;
  247. nvidia,low-power-mode = <3>;
  248. nvidia,pull-down-strength = <31>;
  249. nvidia,pull-up-strength = <31>;
  250. nvidia,slew-rate-rising = <3>;
  251. nvidia,slew-rate-falling = <3>;
  252. };
  253. };
  254. state_i2cmux_ddc: pinmux_i2cmux_ddc {
  255. ddc {
  256. nvidia,pins = "ddc";
  257. nvidia,function = "i2c2";
  258. };
  259. pta {
  260. nvidia,pins = "pta";
  261. nvidia,function = "rsvd4";
  262. };
  263. };
  264. state_i2cmux_pta: pinmux_i2cmux_pta {
  265. ddc {
  266. nvidia,pins = "ddc";
  267. nvidia,function = "rsvd4";
  268. };
  269. pta {
  270. nvidia,pins = "pta";
  271. nvidia,function = "i2c2";
  272. };
  273. };
  274. state_i2cmux_idle: pinmux_i2cmux_idle {
  275. ddc {
  276. nvidia,pins = "ddc";
  277. nvidia,function = "rsvd4";
  278. };
  279. pta {
  280. nvidia,pins = "pta";
  281. nvidia,function = "rsvd4";
  282. };
  283. };
  284. };
  285. i2s@70002800 {
  286. status = "okay";
  287. };
  288. serial@70006300 {
  289. status = "okay";
  290. };
  291. i2c@7000c000 {
  292. status = "okay";
  293. clock-frequency = <400000>;
  294. wm8903: wm8903@1a {
  295. compatible = "wlf,wm8903";
  296. reg = <0x1a>;
  297. interrupt-parent = <&gpio>;
  298. interrupts = <187 0x04>;
  299. gpio-controller;
  300. #gpio-cells = <2>;
  301. micdet-cfg = <0>;
  302. micdet-delay = <100>;
  303. gpio-cfg = <0xffffffff 0xffffffff 0 0xffffffff 0xffffffff>;
  304. };
  305. /* ALS and proximity sensor */
  306. isl29018@44 {
  307. compatible = "isil,isl29018";
  308. reg = <0x44>;
  309. interrupt-parent = <&gpio>;
  310. interrupts = <202 0x04>; /*gpio PZ2 */
  311. };
  312. };
  313. i2c@7000c400 {
  314. status = "okay";
  315. clock-frequency = <100000>;
  316. };
  317. i2cmux {
  318. compatible = "i2c-mux-pinctrl";
  319. #address-cells = <1>;
  320. #size-cells = <0>;
  321. i2c-parent = <&{/i2c@7000c400}>;
  322. pinctrl-names = "ddc", "pta", "idle";
  323. pinctrl-0 = <&state_i2cmux_ddc>;
  324. pinctrl-1 = <&state_i2cmux_pta>;
  325. pinctrl-2 = <&state_i2cmux_idle>;
  326. hdmi_ddc: i2c@0 {
  327. reg = <0>;
  328. #address-cells = <1>;
  329. #size-cells = <0>;
  330. };
  331. i2c@1 {
  332. reg = <1>;
  333. #address-cells = <1>;
  334. #size-cells = <0>;
  335. };
  336. };
  337. i2c@7000c500 {
  338. status = "okay";
  339. clock-frequency = <400000>;
  340. };
  341. i2c@7000d000 {
  342. status = "okay";
  343. clock-frequency = <400000>;
  344. pmic: tps6586x@34 {
  345. compatible = "ti,tps6586x";
  346. reg = <0x34>;
  347. interrupts = <0 86 0x4>;
  348. ti,system-power-controller;
  349. #gpio-cells = <2>;
  350. gpio-controller;
  351. sys-supply = <&vdd_5v0_reg>;
  352. vin-sm0-supply = <&sys_reg>;
  353. vin-sm1-supply = <&sys_reg>;
  354. vin-sm2-supply = <&sys_reg>;
  355. vinldo01-supply = <&sm2_reg>;
  356. vinldo23-supply = <&sm2_reg>;
  357. vinldo4-supply = <&sm2_reg>;
  358. vinldo678-supply = <&sm2_reg>;
  359. vinldo9-supply = <&sm2_reg>;
  360. regulators {
  361. sys_reg: sys {
  362. regulator-name = "vdd_sys";
  363. regulator-always-on;
  364. };
  365. sm0 {
  366. regulator-name = "vdd_sm0,vdd_core";
  367. regulator-min-microvolt = <1200000>;
  368. regulator-max-microvolt = <1200000>;
  369. regulator-always-on;
  370. };
  371. sm1 {
  372. regulator-name = "vdd_sm1,vdd_cpu";
  373. regulator-min-microvolt = <1000000>;
  374. regulator-max-microvolt = <1000000>;
  375. regulator-always-on;
  376. };
  377. sm2_reg: sm2 {
  378. regulator-name = "vdd_sm2,vin_ldo*";
  379. regulator-min-microvolt = <3700000>;
  380. regulator-max-microvolt = <3700000>;
  381. regulator-always-on;
  382. };
  383. /* LDO0 is not connected to anything */
  384. ldo1 {
  385. regulator-name = "vdd_ldo1,avdd_pll*";
  386. regulator-min-microvolt = <1100000>;
  387. regulator-max-microvolt = <1100000>;
  388. regulator-always-on;
  389. };
  390. ldo2 {
  391. regulator-name = "vdd_ldo2,vdd_rtc";
  392. regulator-min-microvolt = <1200000>;
  393. regulator-max-microvolt = <1200000>;
  394. };
  395. ldo3 {
  396. regulator-name = "vdd_ldo3,avdd_usb*";
  397. regulator-min-microvolt = <3300000>;
  398. regulator-max-microvolt = <3300000>;
  399. regulator-always-on;
  400. };
  401. ldo4 {
  402. regulator-name = "vdd_ldo4,avdd_osc,vddio_sys";
  403. regulator-min-microvolt = <1800000>;
  404. regulator-max-microvolt = <1800000>;
  405. regulator-always-on;
  406. };
  407. ldo5 {
  408. regulator-name = "vdd_ldo5,vcore_mmc";
  409. regulator-min-microvolt = <2850000>;
  410. regulator-max-microvolt = <2850000>;
  411. regulator-always-on;
  412. };
  413. ldo6 {
  414. regulator-name = "vdd_ldo6,avdd_vdac";
  415. regulator-min-microvolt = <1800000>;
  416. regulator-max-microvolt = <1800000>;
  417. };
  418. hdmi_vdd_reg: ldo7 {
  419. regulator-name = "vdd_ldo7,avdd_hdmi,vdd_fuse";
  420. regulator-min-microvolt = <3300000>;
  421. regulator-max-microvolt = <3300000>;
  422. };
  423. hdmi_pll_reg: ldo8 {
  424. regulator-name = "vdd_ldo8,avdd_hdmi_pll";
  425. regulator-min-microvolt = <1800000>;
  426. regulator-max-microvolt = <1800000>;
  427. };
  428. ldo9 {
  429. regulator-name = "vdd_ldo9,avdd_2v85,vdd_ddr_rx";
  430. regulator-min-microvolt = <2850000>;
  431. regulator-max-microvolt = <2850000>;
  432. regulator-always-on;
  433. };
  434. ldo_rtc {
  435. regulator-name = "vdd_rtc_out,vdd_cell";
  436. regulator-min-microvolt = <3300000>;
  437. regulator-max-microvolt = <3300000>;
  438. regulator-always-on;
  439. };
  440. };
  441. };
  442. temperature-sensor@4c {
  443. compatible = "onnn,nct1008";
  444. reg = <0x4c>;
  445. };
  446. };
  447. pmc {
  448. nvidia,invert-interrupt;
  449. };
  450. usb@c5000000 {
  451. status = "okay";
  452. };
  453. usb@c5004000 {
  454. status = "okay";
  455. nvidia,phy-reset-gpio = <&gpio 169 0>; /* gpio PV1 */
  456. };
  457. usb@c5008000 {
  458. status = "okay";
  459. };
  460. usb-phy@c5004400 {
  461. nvidia,phy-reset-gpio = <&gpio 169 0>; /* gpio PV1 */
  462. };
  463. sdhci@c8000000 {
  464. status = "okay";
  465. power-gpios = <&gpio 86 0>; /* gpio PK6 */
  466. bus-width = <4>;
  467. };
  468. sdhci@c8000400 {
  469. status = "okay";
  470. cd-gpios = <&gpio 69 0>; /* gpio PI5 */
  471. wp-gpios = <&gpio 57 0>; /* gpio PH1 */
  472. power-gpios = <&gpio 70 0>; /* gpio PI6 */
  473. bus-width = <4>;
  474. };
  475. sdhci@c8000600 {
  476. status = "okay";
  477. bus-width = <8>;
  478. };
  479. regulators {
  480. compatible = "simple-bus";
  481. #address-cells = <1>;
  482. #size-cells = <0>;
  483. vdd_5v0_reg: regulator@0 {
  484. compatible = "regulator-fixed";
  485. reg = <0>;
  486. regulator-name = "vdd_5v0";
  487. regulator-min-microvolt = <5000000>;
  488. regulator-max-microvolt = <5000000>;
  489. regulator-always-on;
  490. };
  491. regulator@1 {
  492. compatible = "regulator-fixed";
  493. reg = <1>;
  494. regulator-name = "vdd_1v5";
  495. regulator-min-microvolt = <1500000>;
  496. regulator-max-microvolt = <1500000>;
  497. gpio = <&pmic 0 0>;
  498. };
  499. regulator@2 {
  500. compatible = "regulator-fixed";
  501. reg = <2>;
  502. regulator-name = "vdd_1v2";
  503. regulator-min-microvolt = <1200000>;
  504. regulator-max-microvolt = <1200000>;
  505. gpio = <&pmic 1 0>;
  506. enable-active-high;
  507. };
  508. regulator@3 {
  509. compatible = "regulator-fixed";
  510. reg = <3>;
  511. regulator-name = "vdd_pnl";
  512. regulator-min-microvolt = <2800000>;
  513. regulator-max-microvolt = <2800000>;
  514. gpio = <&gpio 22 0>; /* gpio PC6 */
  515. enable-active-high;
  516. };
  517. regulator@4 {
  518. compatible = "regulator-fixed";
  519. reg = <4>;
  520. regulator-name = "vdd_bl";
  521. regulator-min-microvolt = <2800000>;
  522. regulator-max-microvolt = <2800000>;
  523. gpio = <&gpio 176 0>; /* gpio PW0 */
  524. enable-active-high;
  525. };
  526. };
  527. sound {
  528. compatible = "nvidia,tegra-audio-wm8903-ventana",
  529. "nvidia,tegra-audio-wm8903";
  530. nvidia,model = "NVIDIA Tegra Ventana";
  531. nvidia,audio-routing =
  532. "Headphone Jack", "HPOUTR",
  533. "Headphone Jack", "HPOUTL",
  534. "Int Spk", "ROP",
  535. "Int Spk", "RON",
  536. "Int Spk", "LOP",
  537. "Int Spk", "LON",
  538. "Mic Jack", "MICBIAS",
  539. "IN1L", "Mic Jack";
  540. nvidia,i2s-controller = <&tegra_i2s1>;
  541. nvidia,audio-codec = <&wm8903>;
  542. nvidia,spkr-en-gpios = <&wm8903 2 0>;
  543. nvidia,hp-det-gpios = <&gpio 178 0>; /* gpio PW2 */
  544. nvidia,int-mic-en-gpios = <&gpio 184 0>; /* gpio PX0 */
  545. nvidia,ext-mic-en-gpios = <&gpio 185 0>; /* gpio PX1 */
  546. };
  547. };