tegra20-seaboard.dts 18 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812
  1. /dts-v1/;
  2. /include/ "tegra20.dtsi"
  3. / {
  4. model = "NVIDIA Seaboard";
  5. compatible = "nvidia,seaboard", "nvidia,tegra20";
  6. memory {
  7. reg = <0x00000000 0x40000000>;
  8. };
  9. host1x {
  10. hdmi {
  11. status = "okay";
  12. vdd-supply = <&hdmi_vdd_reg>;
  13. pll-supply = <&hdmi_pll_reg>;
  14. nvidia,ddc-i2c-bus = <&hdmi_ddc>;
  15. nvidia,hpd-gpio = <&gpio 111 0>; /* PN7 */
  16. };
  17. };
  18. pinmux {
  19. pinctrl-names = "default";
  20. pinctrl-0 = <&state_default>;
  21. state_default: pinmux {
  22. ata {
  23. nvidia,pins = "ata";
  24. nvidia,function = "ide";
  25. };
  26. atb {
  27. nvidia,pins = "atb", "gma", "gme";
  28. nvidia,function = "sdio4";
  29. };
  30. atc {
  31. nvidia,pins = "atc";
  32. nvidia,function = "nand";
  33. };
  34. atd {
  35. nvidia,pins = "atd", "ate", "gmb", "spia",
  36. "spib", "spic";
  37. nvidia,function = "gmi";
  38. };
  39. cdev1 {
  40. nvidia,pins = "cdev1";
  41. nvidia,function = "plla_out";
  42. };
  43. cdev2 {
  44. nvidia,pins = "cdev2";
  45. nvidia,function = "pllp_out4";
  46. };
  47. crtp {
  48. nvidia,pins = "crtp", "lm1";
  49. nvidia,function = "crt";
  50. };
  51. csus {
  52. nvidia,pins = "csus";
  53. nvidia,function = "vi_sensor_clk";
  54. };
  55. dap1 {
  56. nvidia,pins = "dap1";
  57. nvidia,function = "dap1";
  58. };
  59. dap2 {
  60. nvidia,pins = "dap2";
  61. nvidia,function = "dap2";
  62. };
  63. dap3 {
  64. nvidia,pins = "dap3";
  65. nvidia,function = "dap3";
  66. };
  67. dap4 {
  68. nvidia,pins = "dap4";
  69. nvidia,function = "dap4";
  70. };
  71. dta {
  72. nvidia,pins = "dta", "dtb", "dtc", "dtd", "dte";
  73. nvidia,function = "vi";
  74. };
  75. dtf {
  76. nvidia,pins = "dtf";
  77. nvidia,function = "i2c3";
  78. };
  79. gmc {
  80. nvidia,pins = "gmc";
  81. nvidia,function = "uartd";
  82. };
  83. gmd {
  84. nvidia,pins = "gmd";
  85. nvidia,function = "sflash";
  86. };
  87. gpu {
  88. nvidia,pins = "gpu";
  89. nvidia,function = "pwm";
  90. };
  91. gpu7 {
  92. nvidia,pins = "gpu7";
  93. nvidia,function = "rtck";
  94. };
  95. gpv {
  96. nvidia,pins = "gpv", "slxa", "slxk";
  97. nvidia,function = "pcie";
  98. };
  99. hdint {
  100. nvidia,pins = "hdint", "lpw0", "lpw2", "lsc1",
  101. "lsck", "lsda";
  102. nvidia,function = "hdmi";
  103. };
  104. i2cp {
  105. nvidia,pins = "i2cp";
  106. nvidia,function = "i2cp";
  107. };
  108. irrx {
  109. nvidia,pins = "irrx", "irtx";
  110. nvidia,function = "uartb";
  111. };
  112. kbca {
  113. nvidia,pins = "kbca", "kbcb", "kbcc", "kbcd",
  114. "kbce", "kbcf";
  115. nvidia,function = "kbc";
  116. };
  117. lcsn {
  118. nvidia,pins = "lcsn", "ldc", "lm0", "lpw1",
  119. "lsdi", "lvp0";
  120. nvidia,function = "rsvd4";
  121. };
  122. ld0 {
  123. nvidia,pins = "ld0", "ld1", "ld2", "ld3", "ld4",
  124. "ld5", "ld6", "ld7", "ld8", "ld9",
  125. "ld10", "ld11", "ld12", "ld13", "ld14",
  126. "ld15", "ld16", "ld17", "ldi", "lhp0",
  127. "lhp1", "lhp2", "lhs", "lpp", "lsc0",
  128. "lspi", "lvp1", "lvs";
  129. nvidia,function = "displaya";
  130. };
  131. owc {
  132. nvidia,pins = "owc", "spdi", "spdo", "uac";
  133. nvidia,function = "rsvd2";
  134. };
  135. pmc {
  136. nvidia,pins = "pmc";
  137. nvidia,function = "pwr_on";
  138. };
  139. rm {
  140. nvidia,pins = "rm";
  141. nvidia,function = "i2c1";
  142. };
  143. sdb {
  144. nvidia,pins = "sdb", "sdc", "sdd";
  145. nvidia,function = "sdio3";
  146. };
  147. sdio1 {
  148. nvidia,pins = "sdio1";
  149. nvidia,function = "sdio1";
  150. };
  151. slxc {
  152. nvidia,pins = "slxc", "slxd";
  153. nvidia,function = "spdif";
  154. };
  155. spid {
  156. nvidia,pins = "spid", "spie", "spif";
  157. nvidia,function = "spi1";
  158. };
  159. spig {
  160. nvidia,pins = "spig", "spih";
  161. nvidia,function = "spi2_alt";
  162. };
  163. uaa {
  164. nvidia,pins = "uaa", "uab", "uda";
  165. nvidia,function = "ulpi";
  166. };
  167. uad {
  168. nvidia,pins = "uad";
  169. nvidia,function = "irda";
  170. };
  171. uca {
  172. nvidia,pins = "uca", "ucb";
  173. nvidia,function = "uartc";
  174. };
  175. conf_ata {
  176. nvidia,pins = "ata", "atb", "atc", "atd",
  177. "cdev1", "cdev2", "dap1", "dap2",
  178. "dap4", "ddc", "dtf", "gma", "gmc", "gmd",
  179. "gme", "gpu", "gpu7", "i2cp", "irrx",
  180. "irtx", "pta", "rm", "sdc", "sdd",
  181. "slxd", "slxk", "spdi", "spdo", "uac",
  182. "uad", "uca", "ucb", "uda";
  183. nvidia,pull = <0>;
  184. nvidia,tristate = <0>;
  185. };
  186. conf_ate {
  187. nvidia,pins = "ate", "csus", "dap3",
  188. "gpv", "owc", "slxc", "spib", "spid",
  189. "spie";
  190. nvidia,pull = <0>;
  191. nvidia,tristate = <1>;
  192. };
  193. conf_ck32 {
  194. nvidia,pins = "ck32", "ddrc", "pmca", "pmcb",
  195. "pmcc", "pmcd", "pmce", "xm2c", "xm2d";
  196. nvidia,pull = <0>;
  197. };
  198. conf_crtp {
  199. nvidia,pins = "crtp", "gmb", "slxa", "spia",
  200. "spig", "spih";
  201. nvidia,pull = <2>;
  202. nvidia,tristate = <1>;
  203. };
  204. conf_dta {
  205. nvidia,pins = "dta", "dtb", "dtc", "dtd";
  206. nvidia,pull = <1>;
  207. nvidia,tristate = <0>;
  208. };
  209. conf_dte {
  210. nvidia,pins = "dte", "spif";
  211. nvidia,pull = <1>;
  212. nvidia,tristate = <1>;
  213. };
  214. conf_hdint {
  215. nvidia,pins = "hdint", "lcsn", "ldc", "lm1",
  216. "lpw1", "lsc1", "lsck", "lsda", "lsdi",
  217. "lvp0";
  218. nvidia,tristate = <1>;
  219. };
  220. conf_kbca {
  221. nvidia,pins = "kbca", "kbcb", "kbcc", "kbcd",
  222. "kbce", "kbcf", "sdio1", "spic", "uaa",
  223. "uab";
  224. nvidia,pull = <2>;
  225. nvidia,tristate = <0>;
  226. };
  227. conf_lc {
  228. nvidia,pins = "lc", "ls";
  229. nvidia,pull = <2>;
  230. };
  231. conf_ld0 {
  232. nvidia,pins = "ld0", "ld1", "ld2", "ld3", "ld4",
  233. "ld5", "ld6", "ld7", "ld8", "ld9",
  234. "ld10", "ld11", "ld12", "ld13", "ld14",
  235. "ld15", "ld16", "ld17", "ldi", "lhp0",
  236. "lhp1", "lhp2", "lhs", "lm0", "lpp",
  237. "lpw0", "lpw2", "lsc0", "lspi", "lvp1",
  238. "lvs", "pmc", "sdb";
  239. nvidia,tristate = <0>;
  240. };
  241. conf_ld17_0 {
  242. nvidia,pins = "ld17_0", "ld19_18", "ld21_20",
  243. "ld23_22";
  244. nvidia,pull = <1>;
  245. };
  246. drive_sdio1 {
  247. nvidia,pins = "drive_sdio1";
  248. nvidia,high-speed-mode = <0>;
  249. nvidia,schmitt = <0>;
  250. nvidia,low-power-mode = <3>;
  251. nvidia,pull-down-strength = <31>;
  252. nvidia,pull-up-strength = <31>;
  253. nvidia,slew-rate-rising = <3>;
  254. nvidia,slew-rate-falling = <3>;
  255. };
  256. };
  257. state_i2cmux_ddc: pinmux_i2cmux_ddc {
  258. ddc {
  259. nvidia,pins = "ddc";
  260. nvidia,function = "i2c2";
  261. };
  262. pta {
  263. nvidia,pins = "pta";
  264. nvidia,function = "rsvd4";
  265. };
  266. };
  267. state_i2cmux_pta: pinmux_i2cmux_pta {
  268. ddc {
  269. nvidia,pins = "ddc";
  270. nvidia,function = "rsvd4";
  271. };
  272. pta {
  273. nvidia,pins = "pta";
  274. nvidia,function = "i2c2";
  275. };
  276. };
  277. state_i2cmux_idle: pinmux_i2cmux_idle {
  278. ddc {
  279. nvidia,pins = "ddc";
  280. nvidia,function = "rsvd4";
  281. };
  282. pta {
  283. nvidia,pins = "pta";
  284. nvidia,function = "rsvd4";
  285. };
  286. };
  287. };
  288. i2s@70002800 {
  289. status = "okay";
  290. };
  291. serial@70006300 {
  292. status = "okay";
  293. };
  294. i2c@7000c000 {
  295. status = "okay";
  296. clock-frequency = <400000>;
  297. wm8903: wm8903@1a {
  298. compatible = "wlf,wm8903";
  299. reg = <0x1a>;
  300. interrupt-parent = <&gpio>;
  301. interrupts = <187 0x04>;
  302. gpio-controller;
  303. #gpio-cells = <2>;
  304. micdet-cfg = <0>;
  305. micdet-delay = <100>;
  306. gpio-cfg = <0xffffffff 0xffffffff 0 0xffffffff 0xffffffff>;
  307. };
  308. /* ALS and proximity sensor */
  309. isl29018@44 {
  310. compatible = "isil,isl29018";
  311. reg = <0x44>;
  312. interrupt-parent = <&gpio>;
  313. interrupts = <202 0x04>; /* GPIO PZ2 */
  314. };
  315. gyrometer@68 {
  316. compatible = "invn,mpu3050";
  317. reg = <0x68>;
  318. interrupt-parent = <&gpio>;
  319. interrupts = <204 0x04>; /* gpio PZ4 */
  320. };
  321. };
  322. i2c@7000c400 {
  323. status = "okay";
  324. clock-frequency = <100000>;
  325. };
  326. i2cmux {
  327. compatible = "i2c-mux-pinctrl";
  328. #address-cells = <1>;
  329. #size-cells = <0>;
  330. i2c-parent = <&{/i2c@7000c400}>;
  331. pinctrl-names = "ddc", "pta", "idle";
  332. pinctrl-0 = <&state_i2cmux_ddc>;
  333. pinctrl-1 = <&state_i2cmux_pta>;
  334. pinctrl-2 = <&state_i2cmux_idle>;
  335. hdmi_ddc: i2c@0 {
  336. reg = <0>;
  337. #address-cells = <1>;
  338. #size-cells = <0>;
  339. };
  340. i2c@1 {
  341. reg = <1>;
  342. #address-cells = <1>;
  343. #size-cells = <0>;
  344. smart-battery@b {
  345. compatible = "ti,bq20z75", "smart-battery-1.1";
  346. reg = <0xb>;
  347. ti,i2c-retry-count = <2>;
  348. ti,poll-retry-count = <10>;
  349. };
  350. };
  351. };
  352. i2c@7000c500 {
  353. status = "okay";
  354. clock-frequency = <400000>;
  355. };
  356. i2c@7000d000 {
  357. status = "okay";
  358. clock-frequency = <400000>;
  359. pmic: tps6586x@34 {
  360. compatible = "ti,tps6586x";
  361. reg = <0x34>;
  362. interrupts = <0 86 0x4>;
  363. ti,system-power-controller;
  364. #gpio-cells = <2>;
  365. gpio-controller;
  366. sys-supply = <&vdd_5v0_reg>;
  367. vin-sm0-supply = <&sys_reg>;
  368. vin-sm1-supply = <&sys_reg>;
  369. vin-sm2-supply = <&sys_reg>;
  370. vinldo01-supply = <&sm2_reg>;
  371. vinldo23-supply = <&sm2_reg>;
  372. vinldo4-supply = <&sm2_reg>;
  373. vinldo678-supply = <&sm2_reg>;
  374. vinldo9-supply = <&sm2_reg>;
  375. regulators {
  376. sys_reg: sys {
  377. regulator-name = "vdd_sys";
  378. regulator-always-on;
  379. };
  380. sm0 {
  381. regulator-name = "vdd_sm0,vdd_core";
  382. regulator-min-microvolt = <1300000>;
  383. regulator-max-microvolt = <1300000>;
  384. regulator-always-on;
  385. };
  386. sm1 {
  387. regulator-name = "vdd_sm1,vdd_cpu";
  388. regulator-min-microvolt = <1125000>;
  389. regulator-max-microvolt = <1125000>;
  390. regulator-always-on;
  391. };
  392. sm2_reg: sm2 {
  393. regulator-name = "vdd_sm2,vin_ldo*";
  394. regulator-min-microvolt = <3700000>;
  395. regulator-max-microvolt = <3700000>;
  396. regulator-always-on;
  397. };
  398. /* LDO0 is not connected to anything */
  399. ldo1 {
  400. regulator-name = "vdd_ldo1,avdd_pll*";
  401. regulator-min-microvolt = <1100000>;
  402. regulator-max-microvolt = <1100000>;
  403. regulator-always-on;
  404. };
  405. ldo2 {
  406. regulator-name = "vdd_ldo2,vdd_rtc";
  407. regulator-min-microvolt = <1200000>;
  408. regulator-max-microvolt = <1200000>;
  409. };
  410. ldo3 {
  411. regulator-name = "vdd_ldo3,avdd_usb*";
  412. regulator-min-microvolt = <3300000>;
  413. regulator-max-microvolt = <3300000>;
  414. regulator-always-on;
  415. };
  416. ldo4 {
  417. regulator-name = "vdd_ldo4,avdd_osc,vddio_sys";
  418. regulator-min-microvolt = <1800000>;
  419. regulator-max-microvolt = <1800000>;
  420. regulator-always-on;
  421. };
  422. ldo5 {
  423. regulator-name = "vdd_ldo5,vcore_mmc";
  424. regulator-min-microvolt = <2850000>;
  425. regulator-max-microvolt = <2850000>;
  426. regulator-always-on;
  427. };
  428. ldo6 {
  429. regulator-name = "vdd_ldo6,avdd_vdac,vddio_vi,vddio_cam";
  430. regulator-min-microvolt = <1800000>;
  431. regulator-max-microvolt = <1800000>;
  432. };
  433. hdmi_vdd_reg: ldo7 {
  434. regulator-name = "vdd_ldo7,avdd_hdmi,vdd_fuse";
  435. regulator-min-microvolt = <3300000>;
  436. regulator-max-microvolt = <3300000>;
  437. };
  438. hdmi_pll_reg: ldo8 {
  439. regulator-name = "vdd_ldo8,avdd_hdmi_pll";
  440. regulator-min-microvolt = <1800000>;
  441. regulator-max-microvolt = <1800000>;
  442. };
  443. ldo9 {
  444. regulator-name = "vdd_ldo9,avdd_2v85,vdd_ddr_rx";
  445. regulator-min-microvolt = <2850000>;
  446. regulator-max-microvolt = <2850000>;
  447. regulator-always-on;
  448. };
  449. ldo_rtc {
  450. regulator-name = "vdd_rtc_out,vdd_cell";
  451. regulator-min-microvolt = <3300000>;
  452. regulator-max-microvolt = <3300000>;
  453. regulator-always-on;
  454. };
  455. };
  456. };
  457. temperature-sensor@4c {
  458. compatible = "onnn,nct1008";
  459. reg = <0x4c>;
  460. };
  461. magnetometer@c {
  462. compatible = "ak,ak8975";
  463. reg = <0xc>;
  464. interrupt-parent = <&gpio>;
  465. interrupts = <109 0x04>; /* gpio PN5 */
  466. };
  467. };
  468. pmc {
  469. nvidia,invert-interrupt;
  470. };
  471. memory-controller@7000f400 {
  472. emc-table@190000 {
  473. reg = <190000>;
  474. compatible = "nvidia,tegra20-emc-table";
  475. clock-frequency = <190000>;
  476. nvidia,emc-registers = <0x0000000c 0x00000026
  477. 0x00000009 0x00000003 0x00000004 0x00000004
  478. 0x00000002 0x0000000c 0x00000003 0x00000003
  479. 0x00000002 0x00000001 0x00000004 0x00000005
  480. 0x00000004 0x00000009 0x0000000d 0x0000059f
  481. 0x00000000 0x00000003 0x00000003 0x00000003
  482. 0x00000003 0x00000001 0x0000000b 0x000000c8
  483. 0x00000003 0x00000007 0x00000004 0x0000000f
  484. 0x00000002 0x00000000 0x00000000 0x00000002
  485. 0x00000000 0x00000000 0x00000083 0xa06204ae
  486. 0x007dc010 0x00000000 0x00000000 0x00000000
  487. 0x00000000 0x00000000 0x00000000 0x00000000>;
  488. };
  489. emc-table@380000 {
  490. reg = <380000>;
  491. compatible = "nvidia,tegra20-emc-table";
  492. clock-frequency = <380000>;
  493. nvidia,emc-registers = <0x00000017 0x0000004b
  494. 0x00000012 0x00000006 0x00000004 0x00000005
  495. 0x00000003 0x0000000c 0x00000006 0x00000006
  496. 0x00000003 0x00000001 0x00000004 0x00000005
  497. 0x00000004 0x00000009 0x0000000d 0x00000b5f
  498. 0x00000000 0x00000003 0x00000003 0x00000006
  499. 0x00000006 0x00000001 0x00000011 0x000000c8
  500. 0x00000003 0x0000000e 0x00000007 0x0000000f
  501. 0x00000002 0x00000000 0x00000000 0x00000002
  502. 0x00000000 0x00000000 0x00000083 0xe044048b
  503. 0x007d8010 0x00000000 0x00000000 0x00000000
  504. 0x00000000 0x00000000 0x00000000 0x00000000>;
  505. };
  506. };
  507. usb@c5000000 {
  508. status = "okay";
  509. nvidia,vbus-gpio = <&gpio 24 0>; /* PD0 */
  510. dr_mode = "otg";
  511. };
  512. usb@c5004000 {
  513. status = "okay";
  514. nvidia,phy-reset-gpio = <&gpio 169 0>; /* gpio PV1 */
  515. };
  516. usb@c5008000 {
  517. status = "okay";
  518. };
  519. usb-phy@c5004400 {
  520. nvidia,phy-reset-gpio = <&gpio 169 0>; /* gpio PV1 */
  521. };
  522. sdhci@c8000000 {
  523. status = "okay";
  524. power-gpios = <&gpio 86 0>; /* gpio PK6 */
  525. bus-width = <4>;
  526. };
  527. sdhci@c8000400 {
  528. status = "okay";
  529. cd-gpios = <&gpio 69 0>; /* gpio PI5 */
  530. wp-gpios = <&gpio 57 0>; /* gpio PH1 */
  531. power-gpios = <&gpio 70 0>; /* gpio PI6 */
  532. bus-width = <4>;
  533. };
  534. sdhci@c8000600 {
  535. status = "okay";
  536. bus-width = <8>;
  537. };
  538. gpio-keys {
  539. compatible = "gpio-keys";
  540. power {
  541. label = "Power";
  542. gpios = <&gpio 170 1>; /* gpio PV2, active low */
  543. linux,code = <116>; /* KEY_POWER */
  544. gpio-key,wakeup;
  545. };
  546. lid {
  547. label = "Lid";
  548. gpios = <&gpio 23 0>; /* gpio PC7 */
  549. linux,input-type = <5>; /* EV_SW */
  550. linux,code = <0>; /* SW_LID */
  551. debounce-interval = <1>;
  552. gpio-key,wakeup;
  553. };
  554. };
  555. kbc {
  556. status = "okay";
  557. nvidia,debounce-delay-ms = <32>;
  558. nvidia,repeat-delay-ms = <160>;
  559. nvidia,ghost-filter;
  560. nvidia,kbc-row-pins = <0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15>;
  561. nvidia,kbc-col-pins = <16 17 18 19 20 21 22 23>;
  562. linux,keymap = <0x00020011 /* KEY_W */
  563. 0x0003001F /* KEY_S */
  564. 0x0004001E /* KEY_A */
  565. 0x0005002C /* KEY_Z */
  566. 0x000701d0 /* KEY_FN */
  567. 0x0107007D /* KEY_LEFTMETA */
  568. 0x02060064 /* KEY_RIGHTALT */
  569. 0x02070038 /* KEY_LEFTALT */
  570. 0x03000006 /* KEY_5 */
  571. 0x03010005 /* KEY_4 */
  572. 0x03020013 /* KEY_R */
  573. 0x03030012 /* KEY_E */
  574. 0x03040021 /* KEY_F */
  575. 0x03050020 /* KEY_D */
  576. 0x0306002D /* KEY_X */
  577. 0x04000008 /* KEY_7 */
  578. 0x04010007 /* KEY_6 */
  579. 0x04020014 /* KEY_T */
  580. 0x04030023 /* KEY_H */
  581. 0x04040022 /* KEY_G */
  582. 0x0405002F /* KEY_V */
  583. 0x0406002E /* KEY_C */
  584. 0x04070039 /* KEY_SPACE */
  585. 0x0500000A /* KEY_9 */
  586. 0x05010009 /* KEY_8 */
  587. 0x05020016 /* KEY_U */
  588. 0x05030015 /* KEY_Y */
  589. 0x05040024 /* KEY_J */
  590. 0x05050031 /* KEY_N */
  591. 0x05060030 /* KEY_B */
  592. 0x0507002B /* KEY_BACKSLASH */
  593. 0x0600000C /* KEY_MINUS */
  594. 0x0601000B /* KEY_0 */
  595. 0x06020018 /* KEY_O */
  596. 0x06030017 /* KEY_I */
  597. 0x06040026 /* KEY_L */
  598. 0x06050025 /* KEY_K */
  599. 0x06060033 /* KEY_COMMA */
  600. 0x06070032 /* KEY_M */
  601. 0x0701000D /* KEY_EQUAL */
  602. 0x0702001B /* KEY_RIGHTBRACE */
  603. 0x0703001C /* KEY_ENTER */
  604. 0x0707008B /* KEY_MENU */
  605. 0x08040036 /* KEY_RIGHTSHIFT */
  606. 0x0805002A /* KEY_LEFTSHIFT */
  607. 0x09050061 /* KEY_RIGHTCTRL */
  608. 0x0907001D /* KEY_LEFTCTRL */
  609. 0x0B00001A /* KEY_LEFTBRACE */
  610. 0x0B010019 /* KEY_P */
  611. 0x0B020028 /* KEY_APOSTROPHE */
  612. 0x0B030027 /* KEY_SEMICOLON */
  613. 0x0B040035 /* KEY_SLASH */
  614. 0x0B050034 /* KEY_DOT */
  615. 0x0C000044 /* KEY_F10 */
  616. 0x0C010043 /* KEY_F9 */
  617. 0x0C02000E /* KEY_BACKSPACE */
  618. 0x0C030004 /* KEY_3 */
  619. 0x0C040003 /* KEY_2 */
  620. 0x0C050067 /* KEY_UP */
  621. 0x0C0600D2 /* KEY_PRINT */
  622. 0x0C070077 /* KEY_PAUSE */
  623. 0x0D00006E /* KEY_INSERT */
  624. 0x0D01006F /* KEY_DELETE */
  625. 0x0D030068 /* KEY_PAGEUP */
  626. 0x0D04006D /* KEY_PAGEDOWN */
  627. 0x0D05006A /* KEY_RIGHT */
  628. 0x0D06006C /* KEY_DOWN */
  629. 0x0D070069 /* KEY_LEFT */
  630. 0x0E000057 /* KEY_F11 */
  631. 0x0E010058 /* KEY_F12 */
  632. 0x0E020042 /* KEY_F8 */
  633. 0x0E030010 /* KEY_Q */
  634. 0x0E04003E /* KEY_F4 */
  635. 0x0E05003D /* KEY_F3 */
  636. 0x0E060002 /* KEY_1 */
  637. 0x0E070041 /* KEY_F7 */
  638. 0x0F000001 /* KEY_ESC */
  639. 0x0F010029 /* KEY_GRAVE */
  640. 0x0F02003F /* KEY_F5 */
  641. 0x0F03000F /* KEY_TAB */
  642. 0x0F04003B /* KEY_F1 */
  643. 0x0F05003C /* KEY_F2 */
  644. 0x0F06003A /* KEY_CAPSLOCK */
  645. 0x0F070040 /* KEY_F6 */
  646. /* Software Handled Function Keys */
  647. 0x14000047 /* KEY_KP7 */
  648. 0x15000049 /* KEY_KP9 */
  649. 0x15010048 /* KEY_KP8 */
  650. 0x1502004B /* KEY_KP4 */
  651. 0x1504004F /* KEY_KP1 */
  652. 0x1601004E /* KEY_KPSLASH */
  653. 0x1602004D /* KEY_KP6 */
  654. 0x1603004C /* KEY_KP5 */
  655. 0x16040051 /* KEY_KP3 */
  656. 0x16050050 /* KEY_KP2 */
  657. 0x16070052 /* KEY_KP0 */
  658. 0x1B010037 /* KEY_KPASTERISK */
  659. 0x1B03004A /* KEY_KPMINUS */
  660. 0x1B04004E /* KEY_KPPLUS */
  661. 0x1B050053 /* KEY_KPDOT */
  662. 0x1C050073 /* KEY_VOLUMEUP */
  663. 0x1D030066 /* KEY_HOME */
  664. 0x1D04006B /* KEY_END */
  665. 0x1D0500E0 /* KEY_BRIGHTNESSDOWN */
  666. 0x1D060072 /* KEY_VOLUMEDOWN */
  667. 0x1D0700E1 /* KEY_BRIGHTNESSUP */
  668. 0x1E000045 /* KEY_NUMLOCK */
  669. 0x1E010046 /* KEY_SCROLLLOCK */
  670. 0x1E020071 /* KEY_MUTE */
  671. 0x1F04008A>; /* KEY_HELP */
  672. };
  673. regulators {
  674. compatible = "simple-bus";
  675. #address-cells = <1>;
  676. #size-cells = <0>;
  677. vdd_5v0_reg: regulator@0 {
  678. compatible = "regulator-fixed";
  679. reg = <0>;
  680. regulator-name = "vdd_5v0";
  681. regulator-min-microvolt = <5000000>;
  682. regulator-max-microvolt = <5000000>;
  683. regulator-always-on;
  684. };
  685. regulator@1 {
  686. compatible = "regulator-fixed";
  687. reg = <1>;
  688. regulator-name = "vdd_1v5";
  689. regulator-min-microvolt = <1500000>;
  690. regulator-max-microvolt = <1500000>;
  691. gpio = <&pmic 0 0>;
  692. };
  693. regulator@2 {
  694. compatible = "regulator-fixed";
  695. reg = <2>;
  696. regulator-name = "vdd_1v2";
  697. regulator-min-microvolt = <1200000>;
  698. regulator-max-microvolt = <1200000>;
  699. gpio = <&pmic 1 0>;
  700. enable-active-high;
  701. };
  702. };
  703. sound {
  704. compatible = "nvidia,tegra-audio-wm8903-seaboard",
  705. "nvidia,tegra-audio-wm8903";
  706. nvidia,model = "NVIDIA Tegra Seaboard";
  707. nvidia,audio-routing =
  708. "Headphone Jack", "HPOUTR",
  709. "Headphone Jack", "HPOUTL",
  710. "Int Spk", "ROP",
  711. "Int Spk", "RON",
  712. "Int Spk", "LOP",
  713. "Int Spk", "LON",
  714. "Mic Jack", "MICBIAS",
  715. "IN1R", "Mic Jack";
  716. nvidia,i2s-controller = <&tegra_i2s1>;
  717. nvidia,audio-codec = <&wm8903>;
  718. nvidia,spkr-en-gpios = <&wm8903 2 0>;
  719. nvidia,hp-det-gpios = <&gpio 185 0>; /* gpio PX1 */
  720. };
  721. };