msm8960-cdp.dts 897 B

1234567891011121314151617181920212223242526272829303132333435363738394041
  1. /dts-v1/;
  2. /include/ "skeleton.dtsi"
  3. / {
  4. model = "Qualcomm MSM8960 CDP";
  5. compatible = "qcom,msm8960-cdp", "qcom,msm8960";
  6. interrupt-parent = <&intc>;
  7. intc: interrupt-controller@2000000 {
  8. compatible = "qcom,msm-qgic2";
  9. interrupt-controller;
  10. #interrupt-cells = <3>;
  11. reg = < 0x02000000 0x1000 >,
  12. < 0x02002000 0x1000 >;
  13. };
  14. timer@200a004 {
  15. compatible = "qcom,msm-gpt", "qcom,msm-timer";
  16. interrupts = <1 2 0x301>;
  17. reg = <0x0200a004 0x10>;
  18. clock-frequency = <32768>;
  19. cpu-offset = <0x80000>;
  20. };
  21. timer@200a024 {
  22. compatible = "qcom,msm-dgt", "qcom,msm-timer";
  23. interrupts = <1 1 0x301>;
  24. reg = <0x0200a024 0x10>,
  25. <0x0200a034 0x4>;
  26. clock-frequency = <6750000>;
  27. cpu-offset = <0x80000>;
  28. };
  29. serial@19c400000 {
  30. compatible = "qcom,msm-hsuart", "qcom,msm-uart";
  31. reg = <0x16440000 0x1000>,
  32. <0x16400000 0x1000>;
  33. interrupts = <0 154 0x0>;
  34. };
  35. };