at91sam9n12.dtsi 9.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419
  1. /*
  2. * at91sam9n12.dtsi - Device Tree include file for AT91SAM9N12 SoC
  3. *
  4. * Copyright (C) 2012 Atmel,
  5. * 2012 Hong Xu <hong.xu@atmel.com>
  6. *
  7. * Licensed under GPLv2 or later.
  8. */
  9. /include/ "skeleton.dtsi"
  10. / {
  11. model = "Atmel AT91SAM9N12 SoC";
  12. compatible = "atmel,at91sam9n12";
  13. interrupt-parent = <&aic>;
  14. aliases {
  15. serial0 = &dbgu;
  16. serial1 = &usart0;
  17. serial2 = &usart1;
  18. serial3 = &usart2;
  19. serial4 = &usart3;
  20. gpio0 = &pioA;
  21. gpio1 = &pioB;
  22. gpio2 = &pioC;
  23. gpio3 = &pioD;
  24. tcb0 = &tcb0;
  25. tcb1 = &tcb1;
  26. i2c0 = &i2c0;
  27. i2c1 = &i2c1;
  28. ssc0 = &ssc0;
  29. };
  30. cpus {
  31. cpu@0 {
  32. compatible = "arm,arm926ejs";
  33. };
  34. };
  35. memory {
  36. reg = <0x20000000 0x10000000>;
  37. };
  38. ahb {
  39. compatible = "simple-bus";
  40. #address-cells = <1>;
  41. #size-cells = <1>;
  42. ranges;
  43. apb {
  44. compatible = "simple-bus";
  45. #address-cells = <1>;
  46. #size-cells = <1>;
  47. ranges;
  48. aic: interrupt-controller@fffff000 {
  49. #interrupt-cells = <3>;
  50. compatible = "atmel,at91rm9200-aic";
  51. interrupt-controller;
  52. reg = <0xfffff000 0x200>;
  53. };
  54. ramc0: ramc@ffffe800 {
  55. compatible = "atmel,at91sam9g45-ddramc";
  56. reg = <0xffffe800 0x200>;
  57. };
  58. pmc: pmc@fffffc00 {
  59. compatible = "atmel,at91rm9200-pmc";
  60. reg = <0xfffffc00 0x100>;
  61. };
  62. rstc@fffffe00 {
  63. compatible = "atmel,at91sam9g45-rstc";
  64. reg = <0xfffffe00 0x10>;
  65. };
  66. pit: timer@fffffe30 {
  67. compatible = "atmel,at91sam9260-pit";
  68. reg = <0xfffffe30 0xf>;
  69. interrupts = <1 4 7>;
  70. };
  71. shdwc@fffffe10 {
  72. compatible = "atmel,at91sam9x5-shdwc";
  73. reg = <0xfffffe10 0x10>;
  74. };
  75. mmc0: mmc@f0008000 {
  76. compatible = "atmel,hsmci";
  77. reg = <0xf0008000 0x600>;
  78. interrupts = <12 4 0>;
  79. #address-cells = <1>;
  80. #size-cells = <0>;
  81. status = "disabled";
  82. };
  83. tcb0: timer@f8008000 {
  84. compatible = "atmel,at91sam9x5-tcb";
  85. reg = <0xf8008000 0x100>;
  86. interrupts = <17 4 0>;
  87. };
  88. tcb1: timer@f800c000 {
  89. compatible = "atmel,at91sam9x5-tcb";
  90. reg = <0xf800c000 0x100>;
  91. interrupts = <17 4 0>;
  92. };
  93. dma: dma-controller@ffffec00 {
  94. compatible = "atmel,at91sam9g45-dma";
  95. reg = <0xffffec00 0x200>;
  96. interrupts = <20 4 0>;
  97. };
  98. pinctrl@fffff400 {
  99. #address-cells = <1>;
  100. #size-cells = <1>;
  101. compatible = "atmel,at91sam9x5-pinctrl", "atmel,at91rm9200-pinctrl", "simple-bus";
  102. ranges = <0xfffff400 0xfffff400 0x800>;
  103. atmel,mux-mask = <
  104. /* A B C */
  105. 0xffffffff 0xffe07983 0x00000000 /* pioA */
  106. 0x00040000 0x00047e0f 0x00000000 /* pioB */
  107. 0xfdffffff 0x07c00000 0xb83fffff /* pioC */
  108. 0x003fffff 0x003f8000 0x00000000 /* pioD */
  109. >;
  110. /* shared pinctrl settings */
  111. dbgu {
  112. pinctrl_dbgu: dbgu-0 {
  113. atmel,pins =
  114. <0 9 0x1 0x0 /* PA9 periph A */
  115. 0 10 0x1 0x1>; /* PA10 periph with pullup */
  116. };
  117. };
  118. usart0 {
  119. pinctrl_usart0: usart0-0 {
  120. atmel,pins =
  121. <0 1 0x1 0x1 /* PA1 periph A with pullup */
  122. 0 0 0x1 0x0>; /* PA0 periph A */
  123. };
  124. pinctrl_usart0_rts: usart0_rts-0 {
  125. atmel,pins =
  126. <0 2 0x1 0x0>; /* PA2 periph A */
  127. };
  128. pinctrl_usart0_cts: usart0_cts-0 {
  129. atmel,pins =
  130. <0 3 0x1 0x0>; /* PA3 periph A */
  131. };
  132. };
  133. usart1 {
  134. pinctrl_usart1: usart1-0 {
  135. atmel,pins =
  136. <0 6 0x1 0x1 /* PA6 periph A with pullup */
  137. 0 5 0x1 0x0>; /* PA5 periph A */
  138. };
  139. };
  140. usart2 {
  141. pinctrl_usart2: usart2-0 {
  142. atmel,pins =
  143. <0 8 0x1 0x1 /* PA8 periph A with pullup */
  144. 0 7 0x1 0x0>; /* PA7 periph A */
  145. };
  146. pinctrl_usart2_rts: usart2_rts-0 {
  147. atmel,pins =
  148. <1 0 0x2 0x0>; /* PB0 periph B */
  149. };
  150. pinctrl_usart2_cts: usart2_cts-0 {
  151. atmel,pins =
  152. <1 1 0x2 0x0>; /* PB1 periph B */
  153. };
  154. };
  155. usart3 {
  156. pinctrl_usart3: usart3-0 {
  157. atmel,pins =
  158. <2 23 0x2 0x1 /* PC23 periph B with pullup */
  159. 2 22 0x2 0x0>; /* PC22 periph B */
  160. };
  161. pinctrl_usart3_rts: usart3_rts-0 {
  162. atmel,pins =
  163. <2 24 0x2 0x0>; /* PC24 periph B */
  164. };
  165. pinctrl_usart3_cts: usart3_cts-0 {
  166. atmel,pins =
  167. <2 25 0x2 0x0>; /* PC25 periph B */
  168. };
  169. };
  170. uart0 {
  171. pinctrl_uart0: uart0-0 {
  172. atmel,pins =
  173. <2 9 0x3 0x1 /* PC9 periph C with pullup */
  174. 2 8 0x3 0x0>; /* PC8 periph C */
  175. };
  176. };
  177. uart1 {
  178. pinctrl_uart1: uart1-0 {
  179. atmel,pins =
  180. <2 16 0x3 0x1 /* PC17 periph C with pullup */
  181. 2 17 0x3 0x0>; /* PC16 periph C */
  182. };
  183. };
  184. nand {
  185. pinctrl_nand: nand-0 {
  186. atmel,pins =
  187. <3 5 0x0 0x1 /* PD5 gpio RDY pin pull_up*/
  188. 3 4 0x0 0x1>; /* PD4 gpio enable pin pull_up */
  189. };
  190. };
  191. mmc0 {
  192. pinctrl_mmc0_slot0_clk_cmd_dat0: mmc0_slot0_clk_cmd_dat0-0 {
  193. atmel,pins =
  194. <0 17 0x1 0x0 /* PA17 periph A */
  195. 0 16 0x1 0x1 /* PA16 periph A with pullup */
  196. 0 15 0x1 0x1>; /* PA15 periph A with pullup */
  197. };
  198. pinctrl_mmc0_slot0_dat1_3: mmc0_slot0_dat1_3-0 {
  199. atmel,pins =
  200. <0 18 0x1 0x1 /* PA18 periph A with pullup */
  201. 0 19 0x1 0x1 /* PA19 periph A with pullup */
  202. 0 20 0x1 0x1>; /* PA20 periph A with pullup */
  203. };
  204. pinctrl_mmc0_slot0_dat4_7: mmc0_slot0_dat4_7-0 {
  205. atmel,pins =
  206. <0 11 0x2 0x1 /* PA11 periph B with pullup */
  207. 0 12 0x2 0x1 /* PA12 periph B with pullup */
  208. 0 13 0x2 0x1 /* PA13 periph B with pullup */
  209. 0 14 0x2 0x1>; /* PA14 periph B with pullup */
  210. };
  211. };
  212. ssc0 {
  213. pinctrl_ssc0_tx: ssc0_tx-0 {
  214. atmel,pins =
  215. <0 24 0x2 0x0 /* PA24 periph B */
  216. 0 25 0x2 0x0 /* PA25 periph B */
  217. 0 26 0x2 0x0>; /* PA26 periph B */
  218. };
  219. pinctrl_ssc0_rx: ssc0_rx-0 {
  220. atmel,pins =
  221. <0 27 0x2 0x0 /* PA27 periph B */
  222. 0 28 0x2 0x0 /* PA28 periph B */
  223. 0 29 0x2 0x0>; /* PA29 periph B */
  224. };
  225. };
  226. pioA: gpio@fffff400 {
  227. compatible = "atmel,at91sam9x5-gpio", "atmel,at91rm9200-gpio";
  228. reg = <0xfffff400 0x200>;
  229. interrupts = <2 4 1>;
  230. #gpio-cells = <2>;
  231. gpio-controller;
  232. interrupt-controller;
  233. #interrupt-cells = <2>;
  234. };
  235. pioB: gpio@fffff600 {
  236. compatible = "atmel,at91sam9x5-gpio", "atmel,at91rm9200-gpio";
  237. reg = <0xfffff600 0x200>;
  238. interrupts = <2 4 1>;
  239. #gpio-cells = <2>;
  240. gpio-controller;
  241. interrupt-controller;
  242. #interrupt-cells = <2>;
  243. };
  244. pioC: gpio@fffff800 {
  245. compatible = "atmel,at91sam9x5-gpio", "atmel,at91rm9200-gpio";
  246. reg = <0xfffff800 0x200>;
  247. interrupts = <3 4 1>;
  248. #gpio-cells = <2>;
  249. gpio-controller;
  250. interrupt-controller;
  251. #interrupt-cells = <2>;
  252. };
  253. pioD: gpio@fffffa00 {
  254. compatible = "atmel,at91sam9x5-gpio", "atmel,at91rm9200-gpio";
  255. reg = <0xfffffa00 0x200>;
  256. interrupts = <3 4 1>;
  257. #gpio-cells = <2>;
  258. gpio-controller;
  259. interrupt-controller;
  260. #interrupt-cells = <2>;
  261. };
  262. };
  263. dbgu: serial@fffff200 {
  264. compatible = "atmel,at91sam9260-usart";
  265. reg = <0xfffff200 0x200>;
  266. interrupts = <1 4 7>;
  267. pinctrl-names = "default";
  268. pinctrl-0 = <&pinctrl_dbgu>;
  269. status = "disabled";
  270. };
  271. ssc0: ssc@f0010000 {
  272. compatible = "atmel,at91sam9g45-ssc";
  273. reg = <0xf0010000 0x4000>;
  274. interrupts = <28 4 5>;
  275. pinctrl-names = "default";
  276. pinctrl-0 = <&pinctrl_ssc0_tx &pinctrl_ssc0_rx>;
  277. status = "disabled";
  278. };
  279. usart0: serial@f801c000 {
  280. compatible = "atmel,at91sam9260-usart";
  281. reg = <0xf801c000 0x4000>;
  282. interrupts = <5 4 5>;
  283. pinctrl-names = "default";
  284. pinctrl-0 = <&pinctrl_usart0>;
  285. status = "disabled";
  286. };
  287. usart1: serial@f8020000 {
  288. compatible = "atmel,at91sam9260-usart";
  289. reg = <0xf8020000 0x4000>;
  290. interrupts = <6 4 5>;
  291. pinctrl-names = "default";
  292. pinctrl-0 = <&pinctrl_usart1>;
  293. status = "disabled";
  294. };
  295. usart2: serial@f8024000 {
  296. compatible = "atmel,at91sam9260-usart";
  297. reg = <0xf8024000 0x4000>;
  298. interrupts = <7 4 5>;
  299. pinctrl-names = "default";
  300. pinctrl-0 = <&pinctrl_usart2>;
  301. status = "disabled";
  302. };
  303. usart3: serial@f8028000 {
  304. compatible = "atmel,at91sam9260-usart";
  305. reg = <0xf8028000 0x4000>;
  306. interrupts = <8 4 5>;
  307. pinctrl-names = "default";
  308. pinctrl-0 = <&pinctrl_usart3>;
  309. status = "disabled";
  310. };
  311. i2c0: i2c@f8010000 {
  312. compatible = "atmel,at91sam9x5-i2c";
  313. reg = <0xf8010000 0x100>;
  314. interrupts = <9 4 6>;
  315. #address-cells = <1>;
  316. #size-cells = <0>;
  317. status = "disabled";
  318. };
  319. i2c1: i2c@f8014000 {
  320. compatible = "atmel,at91sam9x5-i2c";
  321. reg = <0xf8014000 0x100>;
  322. interrupts = <10 4 6>;
  323. #address-cells = <1>;
  324. #size-cells = <0>;
  325. status = "disabled";
  326. };
  327. };
  328. nand0: nand@40000000 {
  329. compatible = "atmel,at91rm9200-nand";
  330. #address-cells = <1>;
  331. #size-cells = <1>;
  332. reg = < 0x40000000 0x10000000
  333. 0xffffe000 0x00000600
  334. 0xffffe600 0x00000200
  335. 0x00108000 0x00018000
  336. >;
  337. atmel,pmecc-lookup-table-offset = <0x0 0x8000>;
  338. atmel,nand-addr-offset = <21>;
  339. atmel,nand-cmd-offset = <22>;
  340. pinctrl-names = "default";
  341. pinctrl-0 = <&pinctrl_nand>;
  342. gpios = <&pioD 5 0
  343. &pioD 4 0
  344. 0
  345. >;
  346. status = "disabled";
  347. };
  348. usb0: ohci@00500000 {
  349. compatible = "atmel,at91rm9200-ohci", "usb-ohci";
  350. reg = <0x00500000 0x00100000>;
  351. interrupts = <22 4 2>;
  352. status = "disabled";
  353. };
  354. };
  355. i2c@0 {
  356. compatible = "i2c-gpio";
  357. gpios = <&pioA 30 0 /* sda */
  358. &pioA 31 0 /* scl */
  359. >;
  360. i2c-gpio,sda-open-drain;
  361. i2c-gpio,scl-open-drain;
  362. i2c-gpio,delay-us = <2>; /* ~100 kHz */
  363. #address-cells = <1>;
  364. #size-cells = <0>;
  365. status = "disabled";
  366. };
  367. };