smp.c 7.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332
  1. /*
  2. * Copyright (C) 2004, 2007-2010, 2011-2012 Synopsys, Inc. (www.synopsys.com)
  3. *
  4. * This program is free software; you can redistribute it and/or modify
  5. * it under the terms of the GNU General Public License version 2 as
  6. * published by the Free Software Foundation.
  7. *
  8. * RajeshwarR: Dec 11, 2007
  9. * -- Added support for Inter Processor Interrupts
  10. *
  11. * Vineetg: Nov 1st, 2007
  12. * -- Initial Write (Borrowed heavily from ARM)
  13. */
  14. #include <linux/module.h>
  15. #include <linux/init.h>
  16. #include <linux/spinlock.h>
  17. #include <linux/sched.h>
  18. #include <linux/interrupt.h>
  19. #include <linux/profile.h>
  20. #include <linux/errno.h>
  21. #include <linux/err.h>
  22. #include <linux/mm.h>
  23. #include <linux/cpu.h>
  24. #include <linux/smp.h>
  25. #include <linux/irq.h>
  26. #include <linux/delay.h>
  27. #include <linux/atomic.h>
  28. #include <linux/percpu.h>
  29. #include <linux/cpumask.h>
  30. #include <linux/spinlock_types.h>
  31. #include <linux/reboot.h>
  32. #include <asm/processor.h>
  33. #include <asm/setup.h>
  34. #include <asm/mach_desc.h>
  35. arch_spinlock_t smp_atomic_ops_lock = __ARCH_SPIN_LOCK_UNLOCKED;
  36. arch_spinlock_t smp_bitops_lock = __ARCH_SPIN_LOCK_UNLOCKED;
  37. struct plat_smp_ops plat_smp_ops;
  38. /* XXX: per cpu ? Only needed once in early seconday boot */
  39. struct task_struct *secondary_idle_tsk;
  40. /* Called from start_kernel */
  41. void __init smp_prepare_boot_cpu(void)
  42. {
  43. }
  44. /*
  45. * Initialise the CPU possible map early - this describes the CPUs
  46. * which may be present or become present in the system.
  47. */
  48. void __init smp_init_cpus(void)
  49. {
  50. unsigned int i;
  51. for (i = 0; i < NR_CPUS; i++)
  52. set_cpu_possible(i, true);
  53. }
  54. /* called from init ( ) => process 1 */
  55. void __init smp_prepare_cpus(unsigned int max_cpus)
  56. {
  57. int i;
  58. /*
  59. * Initialise the present map, which describes the set of CPUs
  60. * actually populated at the present time.
  61. */
  62. for (i = 0; i < max_cpus; i++)
  63. set_cpu_present(i, true);
  64. }
  65. void __init smp_cpus_done(unsigned int max_cpus)
  66. {
  67. }
  68. /*
  69. * After power-up, a non Master CPU needs to wait for Master to kick start it
  70. *
  71. * The default implementation halts
  72. *
  73. * This relies on platform specific support allowing Master to directly set
  74. * this CPU's PC (to be @first_lines_of_secondary() and kick start it.
  75. *
  76. * In lack of such h/w assist, platforms can override this function
  77. * - make this function busy-spin on a token, eventually set by Master
  78. * (from arc_platform_smp_wakeup_cpu())
  79. * - Once token is available, jump to @first_lines_of_secondary
  80. * (using inline asm).
  81. *
  82. * Alert: can NOT use stack here as it has not been determined/setup for CPU.
  83. * If it turns out to be elaborate, it's better to code it in assembly
  84. *
  85. */
  86. void __attribute__((weak)) arc_platform_smp_wait_to_boot(int cpu)
  87. {
  88. /*
  89. * As a hack for debugging - since debugger will single-step over the
  90. * FLAG insn - wrap the halt itself it in a self loop
  91. */
  92. __asm__ __volatile__(
  93. "1: \n"
  94. " flag 1 \n"
  95. " b 1b \n");
  96. }
  97. const char *arc_platform_smp_cpuinfo(void)
  98. {
  99. return plat_smp_ops.info;
  100. }
  101. /*
  102. * The very first "C" code executed by secondary
  103. * Called from asm stub in head.S
  104. * "current"/R25 already setup by low level boot code
  105. */
  106. void __cpuinit start_kernel_secondary(void)
  107. {
  108. struct mm_struct *mm = &init_mm;
  109. unsigned int cpu = smp_processor_id();
  110. /* MMU, Caches, Vector Table, Interrupts etc */
  111. setup_processor();
  112. atomic_inc(&mm->mm_users);
  113. atomic_inc(&mm->mm_count);
  114. current->active_mm = mm;
  115. notify_cpu_starting(cpu);
  116. set_cpu_online(cpu, true);
  117. pr_info("## CPU%u LIVE ##: Executing Code...\n", cpu);
  118. if (machine_desc->init_smp)
  119. machine_desc->init_smp(smp_processor_id());
  120. arc_local_timer_setup(cpu);
  121. local_irq_enable();
  122. preempt_disable();
  123. cpu_idle();
  124. }
  125. /*
  126. * Called from kernel_init( ) -> smp_init( ) - for each CPU
  127. *
  128. * At this point, Secondary Processor is "HALT"ed:
  129. * -It booted, but was halted in head.S
  130. * -It was configured to halt-on-reset
  131. * So need to wake it up.
  132. *
  133. * Essential requirements being where to run from (PC) and stack (SP)
  134. */
  135. int __cpuinit __cpu_up(unsigned int cpu, struct task_struct *idle)
  136. {
  137. unsigned long wait_till;
  138. secondary_idle_tsk = idle;
  139. pr_info("Idle Task [%d] %p", cpu, idle);
  140. pr_info("Trying to bring up CPU%u ...\n", cpu);
  141. if (plat_smp_ops.cpu_kick)
  142. plat_smp_ops.cpu_kick(cpu,
  143. (unsigned long)first_lines_of_secondary);
  144. /* wait for 1 sec after kicking the secondary */
  145. wait_till = jiffies + HZ;
  146. while (time_before(jiffies, wait_till)) {
  147. if (cpu_online(cpu))
  148. break;
  149. }
  150. if (!cpu_online(cpu)) {
  151. pr_info("Timeout: CPU%u FAILED to comeup !!!\n", cpu);
  152. return -1;
  153. }
  154. secondary_idle_tsk = NULL;
  155. return 0;
  156. }
  157. /*
  158. * not supported here
  159. */
  160. int __init setup_profiling_timer(unsigned int multiplier)
  161. {
  162. return -EINVAL;
  163. }
  164. /*****************************************************************************/
  165. /* Inter Processor Interrupt Handling */
  166. /*****************************************************************************/
  167. /*
  168. * structures for inter-processor calls
  169. * A Collection of single bit ipi messages
  170. *
  171. */
  172. /*
  173. * TODO_rajesh investigate tlb message types.
  174. * IPI Timer not needed because each ARC has an individual Interrupting Timer
  175. */
  176. enum ipi_msg_type {
  177. IPI_NOP = 0,
  178. IPI_RESCHEDULE = 1,
  179. IPI_CALL_FUNC,
  180. IPI_CALL_FUNC_SINGLE,
  181. IPI_CPU_STOP
  182. };
  183. struct ipi_data {
  184. unsigned long bits;
  185. };
  186. static DEFINE_PER_CPU(struct ipi_data, ipi_data);
  187. static void ipi_send_msg(const struct cpumask *callmap, enum ipi_msg_type msg)
  188. {
  189. unsigned long flags;
  190. unsigned int cpu;
  191. local_irq_save(flags);
  192. for_each_cpu(cpu, callmap) {
  193. struct ipi_data *ipi = &per_cpu(ipi_data, cpu);
  194. set_bit(msg, &ipi->bits);
  195. }
  196. /* Call the platform specific cross-CPU call function */
  197. if (plat_smp_ops.ipi_send)
  198. plat_smp_ops.ipi_send((void *)callmap);
  199. local_irq_restore(flags);
  200. }
  201. void smp_send_reschedule(int cpu)
  202. {
  203. ipi_send_msg(cpumask_of(cpu), IPI_RESCHEDULE);
  204. }
  205. void smp_send_stop(void)
  206. {
  207. struct cpumask targets;
  208. cpumask_copy(&targets, cpu_online_mask);
  209. cpumask_clear_cpu(smp_processor_id(), &targets);
  210. ipi_send_msg(&targets, IPI_CPU_STOP);
  211. }
  212. void arch_send_call_function_single_ipi(int cpu)
  213. {
  214. ipi_send_msg(cpumask_of(cpu), IPI_CALL_FUNC_SINGLE);
  215. }
  216. void arch_send_call_function_ipi_mask(const struct cpumask *mask)
  217. {
  218. ipi_send_msg(mask, IPI_CALL_FUNC);
  219. }
  220. /*
  221. * ipi_cpu_stop - handle IPI from smp_send_stop()
  222. */
  223. static void ipi_cpu_stop(unsigned int cpu)
  224. {
  225. machine_halt();
  226. }
  227. static inline void __do_IPI(unsigned long *ops, struct ipi_data *ipi, int cpu)
  228. {
  229. unsigned long msg = 0;
  230. do {
  231. msg = find_next_bit(ops, BITS_PER_LONG, msg+1);
  232. switch (msg) {
  233. case IPI_RESCHEDULE:
  234. scheduler_ipi();
  235. break;
  236. case IPI_CALL_FUNC:
  237. generic_smp_call_function_interrupt();
  238. break;
  239. case IPI_CALL_FUNC_SINGLE:
  240. generic_smp_call_function_single_interrupt();
  241. break;
  242. case IPI_CPU_STOP:
  243. ipi_cpu_stop(cpu);
  244. break;
  245. }
  246. } while (msg < BITS_PER_LONG);
  247. }
  248. /*
  249. * arch-common ISR to handle for inter-processor interrupts
  250. * Has hooks for platform specific IPI
  251. */
  252. irqreturn_t do_IPI(int irq, void *dev_id)
  253. {
  254. int cpu = smp_processor_id();
  255. struct ipi_data *ipi = &per_cpu(ipi_data, cpu);
  256. unsigned long ops;
  257. if (plat_smp_ops.ipi_clear)
  258. plat_smp_ops.ipi_clear(cpu, irq);
  259. /*
  260. * XXX: is this loop really needed
  261. * And do we need to move ipi_clean inside
  262. */
  263. while ((ops = xchg(&ipi->bits, 0)) != 0)
  264. __do_IPI(&ops, ipi, cpu);
  265. return IRQ_HANDLED;
  266. }
  267. /*
  268. * API called by platform code to hookup arch-common ISR to their IPI IRQ
  269. */
  270. static DEFINE_PER_CPU(int, ipi_dev);
  271. int smp_ipi_irq_setup(int cpu, int irq)
  272. {
  273. int *dev_id = &per_cpu(ipi_dev, smp_processor_id());
  274. return request_percpu_irq(irq, do_IPI, "IPI Interrupt", dev_id);
  275. }