首页 发现 帮助
注册 登录
phyus
/
linux-vybrid_public
8
0
派生 0
文件 工单管理 0 合并请求 0 Wiki
目录树: 901b3d75e7
分支列表 标签列表
linux-vybrid_pu...
/
include
/
asm-sh
/
voyagergx.h

voyagergx.h 14 KB
文件历史 原始文件

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313 
  1. /* -------------------------------------------------------------------- */
    2. 

  2. /* voyagergx.h	                                                      */
    3. 

  3. /* -------------------------------------------------------------------- */
    4. 

  4. /*  This program is free software; you can redistribute it and/or modify
    5. 

  5.     it under the terms of the GNU General Public License as published by
    6. 

  6.     the Free Software Foundation; either version 2 of the License, or
    7. 

  7.     (at your option) any later version.
    8. 

  8. 

  9.     This program is distributed in the hope that it will be useful,
    10. 

  10.     but WITHOUT ANY WARRANTY; without even the implied warranty of
    11. 

  11.     MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
    12. 

  12.     GNU General Public License for more details.
    13. 

  13. 

  14.     You should have received a copy of the GNU General Public License
    15. 

  15.     along with this program; if not, write to the Free Software
    16. 

  16.     Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
    17. 

  17. 

  18.     Copyright 2003 (c) Lineo uSolutions,Inc.
    19. 

  19. */
    20. 

  20. /* -------------------------------------------------------------------- */
    21. 

  21. 

  22. #ifndef _VOYAGER_GX_REG_H
    23. 

  23. #define _VOYAGER_GX_REG_H
    24. 

  24. 

  25. #define VOYAGER_BASE			0xb3e00000
    26. 

  26. #define VOYAGER_USBH_BASE		(0x40000 + VOYAGER_BASE)
    27. 

  27. #define VOYAGER_UART_BASE		(0x30000 + VOYAGER_BASE)
    28. 

  28. #define	VOYAGER_AC97_BASE		(0xa0000 + VOYAGER_BASE)
    29. 

  29. 

  30. #define VOYAGER_IRQ_NUM			32
    31. 

  31. #define VOYAGER_IRQ_BASE		50
    32. 

  32. #define VOYAGER_USBH_IRQ		VOYAGER_IRQ_BASE + 6
    33. 

  33. #define VOYAGER_8051_IRQ		VOYAGER_IRQ_BASE + 10
    34. 

  34. #define VOYAGER_UART0_IRQ		VOYAGER_IRQ_BASE + 12
    35. 

  35. #define VOYAGER_UART1_IRQ		VOYAGER_IRQ_BASE + 13
    36. 

  36. #define	VOYAGER_AC97_IRQ		VOYAGER_IRQ_BASE + 17
    37. 

  37. 

  38. /* ----- MISC controle  register ------------------------------ */
    39. 

  39. #define MISC_CTRL			(0x000004 + VOYAGER_BASE)
    40. 

  40. #define MISC_CTRL_USBCLK_48		(3 << 28)
    41. 

  41. #define MISC_CTRL_USBCLK_96		(2 << 28)
    42. 

  42. #define MISC_CTRL_USBCLK_CRYSTAL	(1 << 28)
    43. 

  43. 

  44. /* ----- GPIO[31:0] register --------------------------------- */
    45. 

  45. #define GPIO_MUX_LOW			(0x000008 + VOYAGER_BASE)
    46. 

  46. #define GPIO_MUX_LOW_AC97		0x1F000000
    47. 

  47. #define GPIO_MUX_LOW_8051		0x0000ffff
    48. 

  48. #define GPIO_MUX_LOW_PWM		(1 << 29)
    49. 

  49. 

  50. /* ----- GPIO[63:32] register --------------------------------- */
    51. 

  51. #define GPIO_MUX_HIGH			(0x00000C + VOYAGER_BASE)
    52. 

  52. 

  53. /* ----- DRAM controle  register ------------------------------- */
    54. 

  54. #define DRAM_CTRL			(0x000010 + VOYAGER_BASE)
    55. 

  55. #define DRAM_CTRL_EMBEDDED		(1 << 31)
    56. 

  56. #define DRAM_CTRL_CPU_BURST_1		(0 << 28)
    57. 

  57. #define DRAM_CTRL_CPU_BURST_2		(1 << 28)
    58. 

  58. #define DRAM_CTRL_CPU_BURST_4		(2 << 28)
    59. 

  59. #define DRAM_CTRL_CPU_BURST_8		(3 << 28)
    60. 

  60. #define DRAM_CTRL_CPU_CAS_LATENCY	(1 << 27)
    61. 

  61. #define DRAM_CTRL_CPU_SIZE_2		(0 << 24)
    62. 

  62. #define DRAM_CTRL_CPU_SIZE_4		(1 << 24)
    63. 

  63. #define DRAM_CTRL_CPU_SIZE_64		(4 << 24)
    64. 

  64. #define DRAM_CTRL_CPU_SIZE_32		(5 << 24)
    65. 

  65. #define DRAM_CTRL_CPU_SIZE_16		(6 << 24)
    66. 

  66. #define DRAM_CTRL_CPU_SIZE_8		(7 << 24)
    67. 

  67. #define DRAM_CTRL_CPU_COLUMN_SIZE_1024	(0 << 22)
    68. 

  68. #define DRAM_CTRL_CPU_COLUMN_SIZE_512	(2 << 22)
    69. 

  69. #define DRAM_CTRL_CPU_COLUMN_SIZE_256	(3 << 22)
    70. 

  70. #define DRAM_CTRL_CPU_ACTIVE_PRECHARGE	(1 << 21)
    71. 

  71. #define DRAM_CTRL_CPU_RESET		(1 << 20)
    72. 

  72. #define DRAM_CTRL_CPU_BANKS		(1 << 19)
    73. 

  73. #define DRAM_CTRL_CPU_WRITE_PRECHARGE	(1 << 18)
    74. 

  74. #define DRAM_CTRL_BLOCK_WRITE		(1 << 17)
    75. 

  75. #define DRAM_CTRL_REFRESH_COMMAND	(1 << 16)
    76. 

  76. #define DRAM_CTRL_SIZE_4		(0 << 13)
    77. 

  77. #define DRAM_CTRL_SIZE_8		(1 << 13)
    78. 

  78. #define DRAM_CTRL_SIZE_16		(2 << 13)
    79. 

  79. #define DRAM_CTRL_SIZE_32		(3 << 13)
    80. 

  80. #define DRAM_CTRL_SIZE_64		(4 << 13)
    81. 

  81. #define DRAM_CTRL_SIZE_2		(5 << 13)
    82. 

  82. #define DRAM_CTRL_COLUMN_SIZE_256	(0 << 11)
    83. 

  83. #define DRAM_CTRL_COLUMN_SIZE_512	(2 << 11)
    84. 

  84. #define DRAM_CTRL_COLUMN_SIZE_1024	(3 << 11)
    85. 

  85. #define DRAM_CTRL_BLOCK_WRITE_TIME	(1 << 10)
    86. 

  86. #define DRAM_CTRL_BLOCK_WRITE_PRECHARGE	(1 << 9)
    87. 

  87. #define DRAM_CTRL_ACTIVE_PRECHARGE	(1 << 8)
    88. 

  88. #define DRAM_CTRL_RESET			(1 << 7)
    89. 

  89. #define DRAM_CTRL_REMAIN_ACTIVE		(1 << 6)
    90. 

  90. #define DRAM_CTRL_BANKS			(1 << 1)
    91. 

  91. #define DRAM_CTRL_WRITE_PRECHARGE	(1 << 0)
    92. 

  92. 

  93. /* ----- Arvitration control register -------------------------- */
    94. 

  94. #define ARBITRATION_CTRL		(0x000014 + VOYAGER_BASE)
    95. 

  95. #define ARBITRATION_CTRL_CPUMEM		(1 << 29)
    96. 

  96. #define ARBITRATION_CTRL_INTMEM		(1 << 28)
    97. 

  97. #define ARBITRATION_CTRL_USB_OFF	(0 << 24)
    98. 

  98. #define ARBITRATION_CTRL_USB_PRIORITY_1	(1 << 24)
    99. 

  99. #define ARBITRATION_CTRL_USB_PRIORITY_2	(2 << 24)
    100. 

  100. #define ARBITRATION_CTRL_USB_PRIORITY_3	(3 << 24)
    101. 

  101. #define ARBITRATION_CTRL_USB_PRIORITY_4	(4 << 24)
    102. 

  102. #define ARBITRATION_CTRL_USB_PRIORITY_5	(5 << 24)
    103. 

  103. #define ARBITRATION_CTRL_USB_PRIORITY_6	(6 << 24)
    104. 

  104. #define ARBITRATION_CTRL_USB_PRIORITY_7	(7 << 24)
    105. 

  105. #define ARBITRATION_CTRL_PANEL_OFF	(0 << 20)
    106. 

  106. #define ARBITRATION_CTRL_PANEL_PRIORITY_1	(1 << 20)
    107. 

  107. #define ARBITRATION_CTRL_PANEL_PRIORITY_2	(2 << 20)
    108. 

  108. #define ARBITRATION_CTRL_PANEL_PRIORITY_3	(3 << 20)
    109. 

  109. #define ARBITRATION_CTRL_PANEL_PRIORITY_4	(4 << 20)
    110. 

  110. #define ARBITRATION_CTRL_PANEL_PRIORITY_5	(5 << 20)
    111. 

  111. #define ARBITRATION_CTRL_PANEL_PRIORITY_6	(6 << 20)
    112. 

  112. #define ARBITRATION_CTRL_PANEL_PRIORITY_7	(7 << 20)
    113. 

  113. #define ARBITRATION_CTRL_ZVPORT_OFF	(0 << 16)
    114. 

  114. #define ARBITRATION_CTRL_ZVPORTL_PRIORITY_1	(1 << 16)
    115. 

  115. #define ARBITRATION_CTRL_ZVPORTL_PRIORITY_2	(2 << 16)
    116. 

  116. #define ARBITRATION_CTRL_ZVPORTL_PRIORITY_3	(3 << 16)
    117. 

  117. #define ARBITRATION_CTRL_ZVPORTL_PRIORITY_4	(4 << 16)
    118. 

  118. #define ARBITRATION_CTRL_ZVPORTL_PRIORITY_5	(5 << 16)
    119. 

  119. #define ARBITRATION_CTRL_ZVPORTL_PRIORITY_6	(6 << 16)
    120. 

  120. #define ARBITRATION_CTRL_ZVPORTL_PRIORITY_7	(7 << 16)
    121. 

  121. #define ARBITRATION_CTRL_CMD_INTPR_OFF	(0 << 12)
    122. 

  122. #define ARBITRATION_CTRL_CMD_INTPR_PRIORITY_1	(1 << 12)
    123. 

  123. #define ARBITRATION_CTRL_CMD_INTPR_PRIORITY_2	(2 << 12)
    124. 

  124. #define ARBITRATION_CTRL_CMD_INTPR_PRIORITY_3	(3 << 12)
    125. 

  125. #define ARBITRATION_CTRL_CMD_INTPR_PRIORITY_4	(4 << 12)
    126. 

  126. #define ARBITRATION_CTRL_CMD_INTPR_PRIORITY_5	(5 << 12)
    127. 

  127. #define ARBITRATION_CTRL_CMD_INTPR_PRIORITY_6	(6 << 12)
    128. 

  128. #define ARBITRATION_CTRL_CMD_INTPR_PRIORITY_7	(7 << 12)
    129. 

  129. #define ARBITRATION_CTRL_DMA_OFF	(0 << 8)
    130. 

  130. #define ARBITRATION_CTRL_DMA_PRIORITY_1	(1 << 8)
    131. 

  131. #define ARBITRATION_CTRL_DMA_PRIORITY_2	(2 << 8)
    132. 

  132. #define ARBITRATION_CTRL_DMA_PRIORITY_3	(3 << 8)
    133. 

  133. #define ARBITRATION_CTRL_DMA_PRIORITY_4	(4 << 8)
    134. 

  134. #define ARBITRATION_CTRL_DMA_PRIORITY_5	(5 << 8)
    135. 

  135. #define ARBITRATION_CTRL_DMA_PRIORITY_6	(6 << 8)
    136. 

  136. #define ARBITRATION_CTRL_DMA_PRIORITY_7	(7 << 8)
    137. 

  137. #define ARBITRATION_CTRL_VIDEO_OFF	(0 << 4)
    138. 

  138. #define ARBITRATION_CTRL_VIDEO_PRIORITY_1	(1 << 4)
    139. 

  139. #define ARBITRATION_CTRL_VIDEO_PRIORITY_2	(2 << 4)
    140. 

  140. #define ARBITRATION_CTRL_VIDEO_PRIORITY_3	(3 << 4)
    141. 

  141. #define ARBITRATION_CTRL_VIDEO_PRIORITY_4	(4 << 4)
    142. 

  142. #define ARBITRATION_CTRL_VIDEO_PRIORITY_5	(5 << 4)
    143. 

  143. #define ARBITRATION_CTRL_VIDEO_PRIORITY_6	(6 << 4)
    144. 

  144. #define ARBITRATION_CTRL_VIDEO_PRIORITY_7	(7 << 4)
    145. 

  145. #define ARBITRATION_CTRL_CRT_OFF	(0 << 0)
    146. 

  146. #define ARBITRATION_CTRL_CRT_PRIORITY_1	(1 << 0)
    147. 

  147. #define ARBITRATION_CTRL_CRT_PRIORITY_2	(2 << 0)
    148. 

  148. #define ARBITRATION_CTRL_CRT_PRIORITY_3	(3 << 0)
    149. 

  149. #define ARBITRATION_CTRL_CRT_PRIORITY_4	(4 << 0)
    150. 

  150. #define ARBITRATION_CTRL_CRT_PRIORITY_5	(5 << 0)
    151. 

  151. #define ARBITRATION_CTRL_CRT_PRIORITY_6	(6 << 0)
    152. 

  152. #define ARBITRATION_CTRL_CRT_PRIORITY_7	(7 << 0)
    153. 

  153. 

  154. /* ----- Command list status register -------------------------- */
    155. 

  155. #define CMD_INTPR_STATUS		(0x000024 + VOYAGER_BASE)
    156. 

  156. 

  157. /* ----- Interrupt status register ----------------------------- */
    158. 

  158. #define INT_STATUS			(0x00002c + VOYAGER_BASE)
    159. 

  159. #define INT_STATUS_UH			(1 << 6)
    160. 

  160. #define INT_STATUS_MC			(1 << 10)
    161. 

  161. #define INT_STATUS_U0			(1 << 12)
    162. 

  162. #define INT_STATUS_U1			(1 << 13)
    163. 

  163. #define	INT_STATUS_AC			(1 << 17)
    164. 

  164. 

  165. /* ----- Interrupt mask register ------------------------------ */
    166. 

  166. #define VOYAGER_INT_MASK		(0x000030 + VOYAGER_BASE)
    167. 

  167. #define VOYAGER_INT_MASK_AC		(1 << 17)
    168. 

  168. 

  169. /* ----- Current Gate register ---------------------------------*/
    170. 

  170. #define CURRENT_GATE			(0x000038 + VOYAGER_BASE)
    171. 

  171. 

  172. /* ----- Power mode 0 gate register --------------------------- */
    173. 

  173. #define POWER_MODE0_GATE		(0x000040 + VOYAGER_BASE)
    174. 

  174. #define POWER_MODE0_GATE_G		(1 << 6)
    175. 

  175. #define POWER_MODE0_GATE_U0		(1 << 7)
    176. 

  176. #define POWER_MODE0_GATE_U1		(1 << 8)
    177. 

  177. #define POWER_MODE0_GATE_UH		(1 << 11)
    178. 

  178. #define	POWER_MODE0_GATE_AC		(1 << 18)
    179. 

  179. 

  180. /* ----- Power mode 1 gate register --------------------------- */
    181. 

  181. #define POWER_MODE1_GATE		(0x000048 + VOYAGER_BASE)
    182. 

  182. #define POWER_MODE1_GATE_G		(1 << 6)
    183. 

  183. #define POWER_MODE1_GATE_U0		(1 << 7)
    184. 

  184. #define POWER_MODE1_GATE_U1		(1 << 8)
    185. 

  185. #define POWER_MODE1_GATE_UH		(1 << 11)
    186. 

  186. #define	POWER_MODE1_GATE_AC		(1 << 18)
    187. 

  187. 

  188. /* ----- Power mode 0 clock register -------------------------- */
    189. 

  189. #define POWER_MODE0_CLOCK		(0x000044 + VOYAGER_BASE)
    190. 

  190. 

  191. /* ----- Power mode 1 clock register -------------------------- */
    192. 

  192. #define POWER_MODE1_CLOCK		(0x00004C + VOYAGER_BASE)
    193. 

  193. 

  194. /* ----- Power mode controll register ------------------------- */
    195. 

  195. #define POWER_MODE_CTRL			(0x000054 + VOYAGER_BASE)
    196. 

  196. 

  197. /* ----- Miscellaneous Timing register ------------------------ */
    198. 

  198. #define SYSTEM_DRAM_CTRL		(0x000068 + VOYAGER_BASE)
    199. 

  199. 

  200. /* ----- PWM register ------------------------------------------*/
    201. 

  201. #define PWM_0				(0x010020 + VOYAGER_BASE)
    202. 

  202. #define PWM_0_HC(x)			(((x)&0x0fff)<<20)
    203. 

  203. #define PWM_0_LC(x)			(((x)&0x0fff)<<8 )
    204. 

  204. #define PWM_0_CLK_DEV(x)		(((x)&0x000f)<<4 )
    205. 

  205. #define PWM_0_EN			(1<<0)
    206. 

  206. 

  207. /* ----- I2C register ----------------------------------------- */
    208. 

  208. #define I2C_BYTECOUNT			(0x010040 + VOYAGER_BASE)
    209. 

  209. #define I2C_CONTROL			(0x010041 + VOYAGER_BASE)
    210. 

  210. #define I2C_STATUS			(0x010042 + VOYAGER_BASE)
    211. 

  211. #define I2C_RESET			(0x010042 + VOYAGER_BASE)
    212. 

  212. #define I2C_SADDRESS			(0x010043 + VOYAGER_BASE)
    213. 

  213. #define I2C_DATA			(0x010044 + VOYAGER_BASE)
    214. 

  214. 

  215. /* ----- Controle register bits ----------------------------------------- */
    216. 

  216. #define I2C_CONTROL_E			(1 << 0)
    217. 

  217. #define I2C_CONTROL_MODE		(1 << 1)
    218. 

  218. #define I2C_CONTROL_STATUS		(1 << 2)
    219. 

  219. #define I2C_CONTROL_INT			(1 << 4)
    220. 

  220. #define I2C_CONTROL_INTACK		(1 << 5)
    221. 

  221. #define I2C_CONTROL_REPEAT		(1 << 6)
    222. 

  222. 

  223. /* ----- Status register bits ----------------------------------------- */
    224. 

  224. #define I2C_STATUS_BUSY			(1 << 0)
    225. 

  225. #define I2C_STATUS_ACK			(1 << 1)
    226. 

  226. #define I2C_STATUS_ERROR		(1 << 2)
    227. 

  227. #define I2C_STATUS_COMPLETE		(1 << 3)
    228. 

  228. 

  229. /* ----- Reset register  ---------------------------------------------- */
    230. 

  230. #define I2C_RESET_ERROR			(1 << 2)
    231. 

  231. 

  232. /* ----- transmission frequencies ------------------------------------- */
    233. 

  233. #define I2C_SADDRESS_SELECT		(1 << 0)
    234. 

  234. 

  235. /* ----- Display Controll register ----------------------------------------- */
    236. 

  236. #define PANEL_DISPLAY_CTRL		(0x080000 + VOYAGER_BASE)
    237. 

  237. #define PANEL_DISPLAY_CTRL_BIAS         (1<<26)
    238. 

  238. #define PANEL_PAN_CTRL			(0x080004 + VOYAGER_BASE)
    239. 

  239. #define PANEL_COLOR_KEY			(0x080008 + VOYAGER_BASE)
    240. 

  240. #define PANEL_FB_ADDRESS		(0x08000C + VOYAGER_BASE)
    241. 

  241. #define PANEL_FB_WIDTH			(0x080010 + VOYAGER_BASE)
    242. 

  242. #define PANEL_WINDOW_WIDTH		(0x080014 + VOYAGER_BASE)
    243. 

  243. #define PANEL_WINDOW_HEIGHT		(0x080018 + VOYAGER_BASE)
    244. 

  244. #define PANEL_PLANE_TL			(0x08001C + VOYAGER_BASE)
    245. 

  245. #define PANEL_PLANE_BR			(0x080020 + VOYAGER_BASE)
    246. 

  246. #define PANEL_HORIZONTAL_TOTAL		(0x080024 + VOYAGER_BASE)
    247. 

  247. #define PANEL_HORIZONTAL_SYNC		(0x080028 + VOYAGER_BASE)
    248. 

  248. #define PANEL_VERTICAL_TOTAL		(0x08002C + VOYAGER_BASE)
    249. 

  249. #define PANEL_VERTICAL_SYNC		(0x080030 + VOYAGER_BASE)
    250. 

  250. #define PANEL_CURRENT_LINE		(0x080034 + VOYAGER_BASE)
    251. 

  251. #define VIDEO_DISPLAY_CTRL		(0x080040 + VOYAGER_BASE)
    252. 

  252. #define VIDEO_FB_0_ADDRESS		(0x080044 + VOYAGER_BASE)
    253. 

  253. #define VIDEO_FB_WIDTH			(0x080048 + VOYAGER_BASE)
    254. 

  254. #define VIDEO_FB_0_LAST_ADDRESS		(0x08004C + VOYAGER_BASE)
    255. 

  255. #define VIDEO_PLANE_TL			(0x080050 + VOYAGER_BASE)
    256. 

  256. #define VIDEO_PLANE_BR			(0x080054 + VOYAGER_BASE)
    257. 

  257. #define VIDEO_SCALE			(0x080058 + VOYAGER_BASE)
    258. 

  258. #define VIDEO_INITIAL_SCALE		(0x08005C + VOYAGER_BASE)
    259. 

  259. #define VIDEO_YUV_CONSTANTS		(0x080060 + VOYAGER_BASE)
    260. 

  260. #define VIDEO_FB_1_ADDRESS		(0x080064 + VOYAGER_BASE)
    261. 

  261. #define VIDEO_FB_1_LAST_ADDRESS		(0x080068 + VOYAGER_BASE)
    262. 

  262. #define VIDEO_ALPHA_DISPLAY_CTRL	(0x080080 + VOYAGER_BASE)
    263. 

  263. #define VIDEO_ALPHA_FB_ADDRESS		(0x080084 + VOYAGER_BASE)
    264. 

  264. #define VIDEO_ALPHA_FB_WIDTH		(0x080088 + VOYAGER_BASE)
    265. 

  265. #define VIDEO_ALPHA_FB_LAST_ADDRESS	(0x08008C + VOYAGER_BASE)
    266. 

  266. #define VIDEO_ALPHA_PLANE_TL		(0x080090 + VOYAGER_BASE)
    267. 

  267. #define VIDEO_ALPHA_PLANE_BR		(0x080094 + VOYAGER_BASE)
    268. 

  268. #define VIDEO_ALPHA_SCALE		(0x080098 + VOYAGER_BASE)
    269. 

  269. #define VIDEO_ALPHA_INITIAL_SCALE	(0x08009C + VOYAGER_BASE)
    270. 

  270. #define VIDEO_ALPHA_CHROMA_KEY		(0x0800A0 + VOYAGER_BASE)
    271. 

  271. #define PANEL_HWC_ADDRESS		(0x0800F0 + VOYAGER_BASE)
    272. 

  272. #define PANEL_HWC_LOCATION		(0x0800F4 + VOYAGER_BASE)
    273. 

  273. #define PANEL_HWC_COLOR_12		(0x0800F8 + VOYAGER_BASE)
    274. 

  274. #define PANEL_HWC_COLOR_3		(0x0800FC + VOYAGER_BASE)
    275. 

  275. #define ALPHA_DISPLAY_CTRL		(0x080100 + VOYAGER_BASE)
    276. 

  276. #define ALPHA_FB_ADDRESS		(0x080104 + VOYAGER_BASE)
    277. 

  277. #define ALPHA_FB_WIDTH			(0x080108 + VOYAGER_BASE)
    278. 

  278. #define ALPHA_PLANE_TL			(0x08010C + VOYAGER_BASE)
    279. 

  279. #define ALPHA_PLANE_BR			(0x080110 + VOYAGER_BASE)
    280. 

  280. #define ALPHA_CHROMA_KEY		(0x080114 + VOYAGER_BASE)
    281. 

  281. #define CRT_DISPLAY_CTRL		(0x080200 + VOYAGER_BASE)
    282. 

  282. #define CRT_FB_ADDRESS			(0x080204 + VOYAGER_BASE)
    283. 

  283. #define CRT_FB_WIDTH			(0x080208 + VOYAGER_BASE)
    284. 

  284. #define CRT_HORIZONTAL_TOTAL		(0x08020C + VOYAGER_BASE)
    285. 

  285. #define CRT_HORIZONTAL_SYNC		(0x080210 + VOYAGER_BASE)
    286. 

  286. #define CRT_VERTICAL_TOTAL		(0x080214 + VOYAGER_BASE)
    287. 

  287. #define CRT_VERTICAL_SYNC		(0x080218 + VOYAGER_BASE)
    288. 

  288. #define CRT_SIGNATURE_ANALYZER		(0x08021C + VOYAGER_BASE)
    289. 

  289. #define CRT_CURRENT_LINE		(0x080220 + VOYAGER_BASE)
    290. 

  290. #define CRT_MONITOR_DETECT		(0x080224 + VOYAGER_BASE)
    291. 

  291. #define CRT_HWC_ADDRESS			(0x080230 + VOYAGER_BASE)
    292. 

  292. #define CRT_HWC_LOCATION		(0x080234 + VOYAGER_BASE)
    293. 

  293. #define CRT_HWC_COLOR_12		(0x080238 + VOYAGER_BASE)
    294. 

  294. #define CRT_HWC_COLOR_3			(0x08023C + VOYAGER_BASE)
    295. 

  295. #define CRT_PALETTE_RAM			(0x080400 + VOYAGER_BASE)
    296. 

  296. #define PANEL_PALETTE_RAM		(0x080800 + VOYAGER_BASE)
    297. 

  297. #define VIDEO_PALETTE_RAM		(0x080C00 + VOYAGER_BASE)
    298. 

  298. 

  299. /* ----- 8051 Controle register ----------------------------------------- */
    300. 

  300. #define VOYAGER_8051_BASE		(0x000c0000 + VOYAGER_BASE)
    301. 

  301. #define VOYAGER_8051_RESET		(0x000b0000 + VOYAGER_BASE)
    302. 

  302. #define VOYAGER_8051_SELECT		(0x000b0004 + VOYAGER_BASE)
    303. 

  303. #define VOYAGER_8051_CPU_INT		(0x000b000c + VOYAGER_BASE)
    304. 

  304. 

  305. /* ----- AC97 Controle register ----------------------------------------- */
    306. 

  306. #define AC97_TX_SLOT0			(0x00000000 + VOYAGER_AC97_BASE)
    307. 

  307. #define AC97_CONTROL_STATUS		(0x00000080 + VOYAGER_AC97_BASE)
    308. 

  308. #define AC97C_READ			(1 << 19)
    309. 

  309. #define AC97C_WD_BIT			(1 << 2)
    310. 

  310. #define AC97C_INDEX_MASK		0x7f
    311. 

  311. /* -------------------------------------------------------------------- */
    312. 

  312. 

  313. #endif /* _VOYAGER_GX_REG_H */
    314.