rivafb-i2c.c 4.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212
  1. /*
  2. * linux/drivers/video/riva/fbdev-i2c.c - nVidia i2c
  3. *
  4. * Maintained by Ani Joshi <ajoshi@shell.unixbox.com>
  5. *
  6. * Copyright 2004 Antonino A. Daplas <adaplas @pol.net>
  7. *
  8. * Based on radeonfb-i2c.c
  9. *
  10. * This file is subject to the terms and conditions of the GNU General Public
  11. * License. See the file COPYING in the main directory of this archive
  12. * for more details.
  13. */
  14. #include <linux/module.h>
  15. #include <linux/kernel.h>
  16. #include <linux/sched.h>
  17. #include <linux/delay.h>
  18. #include <linux/pci.h>
  19. #include <linux/fb.h>
  20. #include <linux/jiffies.h>
  21. #include <asm/io.h>
  22. #include "rivafb.h"
  23. #include "../edid.h"
  24. #define RIVA_DDC 0x50
  25. static void riva_gpio_setscl(void* data, int state)
  26. {
  27. struct riva_i2c_chan *chan = data;
  28. struct riva_par *par = chan->par;
  29. u32 val;
  30. VGA_WR08(par->riva.PCIO, 0x3d4, chan->ddc_base + 1);
  31. val = VGA_RD08(par->riva.PCIO, 0x3d5) & 0xf0;
  32. if (state)
  33. val |= 0x20;
  34. else
  35. val &= ~0x20;
  36. VGA_WR08(par->riva.PCIO, 0x3d4, chan->ddc_base + 1);
  37. VGA_WR08(par->riva.PCIO, 0x3d5, val | 0x1);
  38. }
  39. static void riva_gpio_setsda(void* data, int state)
  40. {
  41. struct riva_i2c_chan *chan = data;
  42. struct riva_par *par = chan->par;
  43. u32 val;
  44. VGA_WR08(par->riva.PCIO, 0x3d4, chan->ddc_base + 1);
  45. val = VGA_RD08(par->riva.PCIO, 0x3d5) & 0xf0;
  46. if (state)
  47. val |= 0x10;
  48. else
  49. val &= ~0x10;
  50. VGA_WR08(par->riva.PCIO, 0x3d4, chan->ddc_base + 1);
  51. VGA_WR08(par->riva.PCIO, 0x3d5, val | 0x1);
  52. }
  53. static int riva_gpio_getscl(void* data)
  54. {
  55. struct riva_i2c_chan *chan = data;
  56. struct riva_par *par = chan->par;
  57. u32 val = 0;
  58. VGA_WR08(par->riva.PCIO, 0x3d4, chan->ddc_base);
  59. if (VGA_RD08(par->riva.PCIO, 0x3d5) & 0x04)
  60. val = 1;
  61. val = VGA_RD08(par->riva.PCIO, 0x3d5);
  62. return val;
  63. }
  64. static int riva_gpio_getsda(void* data)
  65. {
  66. struct riva_i2c_chan *chan = data;
  67. struct riva_par *par = chan->par;
  68. u32 val = 0;
  69. VGA_WR08(par->riva.PCIO, 0x3d4, chan->ddc_base);
  70. if (VGA_RD08(par->riva.PCIO, 0x3d5) & 0x08)
  71. val = 1;
  72. return val;
  73. }
  74. static int riva_setup_i2c_bus(struct riva_i2c_chan *chan, const char *name)
  75. {
  76. int rc;
  77. strcpy(chan->adapter.name, name);
  78. chan->adapter.owner = THIS_MODULE;
  79. chan->adapter.id = I2C_HW_B_RIVA;
  80. chan->adapter.algo_data = &chan->algo;
  81. chan->adapter.dev.parent = &chan->par->pdev->dev;
  82. chan->algo.setsda = riva_gpio_setsda;
  83. chan->algo.setscl = riva_gpio_setscl;
  84. chan->algo.getsda = riva_gpio_getsda;
  85. chan->algo.getscl = riva_gpio_getscl;
  86. chan->algo.udelay = 40;
  87. chan->algo.timeout = msecs_to_jiffies(2);
  88. chan->algo.data = chan;
  89. i2c_set_adapdata(&chan->adapter, chan);
  90. /* Raise SCL and SDA */
  91. riva_gpio_setsda(chan, 1);
  92. riva_gpio_setscl(chan, 1);
  93. udelay(20);
  94. rc = i2c_bit_add_bus(&chan->adapter);
  95. if (rc == 0)
  96. dev_dbg(&chan->par->pdev->dev, "I2C bus %s registered.\n", name);
  97. else {
  98. dev_warn(&chan->par->pdev->dev,
  99. "Failed to register I2C bus %s.\n", name);
  100. chan->par = NULL;
  101. }
  102. return rc;
  103. }
  104. void riva_create_i2c_busses(struct riva_par *par)
  105. {
  106. par->bus = 3;
  107. par->chan[0].par = par;
  108. par->chan[1].par = par;
  109. par->chan[2].par = par;
  110. par->chan[0].ddc_base = 0x3e;
  111. par->chan[1].ddc_base = 0x36;
  112. par->chan[2].ddc_base = 0x50;
  113. riva_setup_i2c_bus(&par->chan[0], "BUS1");
  114. riva_setup_i2c_bus(&par->chan[1], "BUS2");
  115. riva_setup_i2c_bus(&par->chan[2], "BUS3");
  116. }
  117. void riva_delete_i2c_busses(struct riva_par *par)
  118. {
  119. if (par->chan[0].par)
  120. i2c_bit_del_bus(&par->chan[0].adapter);
  121. par->chan[0].par = NULL;
  122. if (par->chan[1].par)
  123. i2c_bit_del_bus(&par->chan[1].adapter);
  124. par->chan[1].par = NULL;
  125. if (par->chan[2].par)
  126. i2c_bit_del_bus(&par->chan[2].adapter);
  127. par->chan[2].par = NULL;
  128. }
  129. static u8 *riva_do_probe_i2c_edid(struct riva_i2c_chan *chan)
  130. {
  131. u8 start = 0x0;
  132. struct i2c_msg msgs[] = {
  133. {
  134. .addr = RIVA_DDC,
  135. .len = 1,
  136. .buf = &start,
  137. }, {
  138. .addr = RIVA_DDC,
  139. .flags = I2C_M_RD,
  140. .len = EDID_LENGTH,
  141. },
  142. };
  143. u8 *buf;
  144. if (!chan->par)
  145. return NULL;
  146. buf = kmalloc(EDID_LENGTH, GFP_KERNEL);
  147. if (!buf) {
  148. dev_warn(&chan->par->pdev->dev, "Out of memory!\n");
  149. return NULL;
  150. }
  151. msgs[1].buf = buf;
  152. if (i2c_transfer(&chan->adapter, msgs, 2) == 2)
  153. return buf;
  154. dev_dbg(&chan->par->pdev->dev, "Unable to read EDID block.\n");
  155. kfree(buf);
  156. return NULL;
  157. }
  158. int riva_probe_i2c_connector(struct riva_par *par, int conn, u8 **out_edid)
  159. {
  160. u8 *edid = NULL;
  161. int i;
  162. for (i = 0; i < 3; i++) {
  163. /* Do the real work */
  164. edid = riva_do_probe_i2c_edid(&par->chan[conn-1]);
  165. if (edid)
  166. break;
  167. }
  168. if (out_edid)
  169. *out_edid = edid;
  170. if (!edid)
  171. return 1;
  172. return 0;
  173. }