ide.h 41 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332
  1. #ifndef _IDE_H
  2. #define _IDE_H
  3. /*
  4. * linux/include/linux/ide.h
  5. *
  6. * Copyright (C) 1994-2002 Linus Torvalds & authors
  7. */
  8. #include <linux/init.h>
  9. #include <linux/ioport.h>
  10. #include <linux/hdreg.h>
  11. #include <linux/blkdev.h>
  12. #include <linux/proc_fs.h>
  13. #include <linux/interrupt.h>
  14. #include <linux/bitops.h>
  15. #include <linux/bio.h>
  16. #include <linux/device.h>
  17. #include <linux/pci.h>
  18. #include <linux/completion.h>
  19. #ifdef CONFIG_BLK_DEV_IDEACPI
  20. #include <acpi/acpi.h>
  21. #endif
  22. #include <asm/byteorder.h>
  23. #include <asm/system.h>
  24. #include <asm/io.h>
  25. #include <asm/semaphore.h>
  26. #include <asm/mutex.h>
  27. #if defined(CRIS) || defined(FRV)
  28. # define SUPPORT_VLB_SYNC 0
  29. #else
  30. # define SUPPORT_VLB_SYNC 1
  31. #endif
  32. /*
  33. * Used to indicate "no IRQ", should be a value that cannot be an IRQ
  34. * number.
  35. */
  36. #define IDE_NO_IRQ (-1)
  37. typedef unsigned char byte; /* used everywhere */
  38. /*
  39. * Probably not wise to fiddle with these
  40. */
  41. #define ERROR_MAX 8 /* Max read/write errors per sector */
  42. #define ERROR_RESET 3 /* Reset controller every 4th retry */
  43. #define ERROR_RECAL 1 /* Recalibrate every 2nd retry */
  44. /*
  45. * Tune flags
  46. */
  47. #define IDE_TUNE_NOAUTO 2
  48. #define IDE_TUNE_AUTO 1
  49. #define IDE_TUNE_DEFAULT 0
  50. /*
  51. * state flags
  52. */
  53. #define DMA_PIO_RETRY 1 /* retrying in PIO */
  54. #define HWIF(drive) ((ide_hwif_t *)((drive)->hwif))
  55. #define HWGROUP(drive) ((ide_hwgroup_t *)(HWIF(drive)->hwgroup))
  56. /*
  57. * Definitions for accessing IDE controller registers
  58. */
  59. #define IDE_NR_PORTS (10)
  60. #define IDE_DATA_OFFSET (0)
  61. #define IDE_ERROR_OFFSET (1)
  62. #define IDE_NSECTOR_OFFSET (2)
  63. #define IDE_SECTOR_OFFSET (3)
  64. #define IDE_LCYL_OFFSET (4)
  65. #define IDE_HCYL_OFFSET (5)
  66. #define IDE_SELECT_OFFSET (6)
  67. #define IDE_STATUS_OFFSET (7)
  68. #define IDE_CONTROL_OFFSET (8)
  69. #define IDE_IRQ_OFFSET (9)
  70. #define IDE_FEATURE_OFFSET IDE_ERROR_OFFSET
  71. #define IDE_COMMAND_OFFSET IDE_STATUS_OFFSET
  72. #define IDE_DATA_REG (HWIF(drive)->io_ports[IDE_DATA_OFFSET])
  73. #define IDE_ERROR_REG (HWIF(drive)->io_ports[IDE_ERROR_OFFSET])
  74. #define IDE_NSECTOR_REG (HWIF(drive)->io_ports[IDE_NSECTOR_OFFSET])
  75. #define IDE_SECTOR_REG (HWIF(drive)->io_ports[IDE_SECTOR_OFFSET])
  76. #define IDE_LCYL_REG (HWIF(drive)->io_ports[IDE_LCYL_OFFSET])
  77. #define IDE_HCYL_REG (HWIF(drive)->io_ports[IDE_HCYL_OFFSET])
  78. #define IDE_SELECT_REG (HWIF(drive)->io_ports[IDE_SELECT_OFFSET])
  79. #define IDE_STATUS_REG (HWIF(drive)->io_ports[IDE_STATUS_OFFSET])
  80. #define IDE_CONTROL_REG (HWIF(drive)->io_ports[IDE_CONTROL_OFFSET])
  81. #define IDE_IRQ_REG (HWIF(drive)->io_ports[IDE_IRQ_OFFSET])
  82. #define IDE_FEATURE_REG IDE_ERROR_REG
  83. #define IDE_COMMAND_REG IDE_STATUS_REG
  84. #define IDE_ALTSTATUS_REG IDE_CONTROL_REG
  85. #define IDE_IREASON_REG IDE_NSECTOR_REG
  86. #define IDE_BCOUNTL_REG IDE_LCYL_REG
  87. #define IDE_BCOUNTH_REG IDE_HCYL_REG
  88. #define OK_STAT(stat,good,bad) (((stat)&((good)|(bad)))==(good))
  89. #define BAD_R_STAT (BUSY_STAT | ERR_STAT)
  90. #define BAD_W_STAT (BAD_R_STAT | WRERR_STAT)
  91. #define BAD_STAT (BAD_R_STAT | DRQ_STAT)
  92. #define DRIVE_READY (READY_STAT | SEEK_STAT)
  93. #define BAD_CRC (ABRT_ERR | ICRC_ERR)
  94. #define SATA_NR_PORTS (3) /* 16 possible ?? */
  95. #define SATA_STATUS_OFFSET (0)
  96. #define SATA_ERROR_OFFSET (1)
  97. #define SATA_CONTROL_OFFSET (2)
  98. /*
  99. * Our Physical Region Descriptor (PRD) table should be large enough
  100. * to handle the biggest I/O request we are likely to see. Since requests
  101. * can have no more than 256 sectors, and since the typical blocksize is
  102. * two or more sectors, we could get by with a limit of 128 entries here for
  103. * the usual worst case. Most requests seem to include some contiguous blocks,
  104. * further reducing the number of table entries required.
  105. *
  106. * The driver reverts to PIO mode for individual requests that exceed
  107. * this limit (possible with 512 byte blocksizes, eg. MSDOS f/s), so handling
  108. * 100% of all crazy scenarios here is not necessary.
  109. *
  110. * As it turns out though, we must allocate a full 4KB page for this,
  111. * so the two PRD tables (ide0 & ide1) will each get half of that,
  112. * allowing each to have about 256 entries (8 bytes each) from this.
  113. */
  114. #define PRD_BYTES 8
  115. #define PRD_ENTRIES 256
  116. /*
  117. * Some more useful definitions
  118. */
  119. #define PARTN_BITS 6 /* number of minor dev bits for partitions */
  120. #define MAX_DRIVES 2 /* per interface; 2 assumed by lots of code */
  121. #define SECTOR_SIZE 512
  122. #define SECTOR_WORDS (SECTOR_SIZE / 4) /* number of 32bit words per sector */
  123. #define IDE_LARGE_SEEK(b1,b2,t) (((b1) > (b2) + (t)) || ((b2) > (b1) + (t)))
  124. /*
  125. * Timeouts for various operations:
  126. */
  127. #define WAIT_DRQ (HZ/10) /* 100msec - spec allows up to 20ms */
  128. #define WAIT_READY (5*HZ) /* 5sec - some laptops are very slow */
  129. #define WAIT_PIDENTIFY (10*HZ) /* 10sec - should be less than 3ms (?), if all ATAPI CD is closed at boot */
  130. #define WAIT_WORSTCASE (30*HZ) /* 30sec - worst case when spinning up */
  131. #define WAIT_CMD (10*HZ) /* 10sec - maximum wait for an IRQ to happen */
  132. #define WAIT_MIN_SLEEP (2*HZ/100) /* 20msec - minimum sleep time */
  133. /*
  134. * Check for an interrupt and acknowledge the interrupt status
  135. */
  136. struct hwif_s;
  137. typedef int (ide_ack_intr_t)(struct hwif_s *);
  138. /*
  139. * hwif_chipset_t is used to keep track of the specific hardware
  140. * chipset used by each IDE interface, if known.
  141. */
  142. enum { ide_unknown, ide_generic, ide_pci,
  143. ide_cmd640, ide_dtc2278, ide_ali14xx,
  144. ide_qd65xx, ide_umc8672, ide_ht6560b,
  145. ide_rz1000, ide_trm290,
  146. ide_cmd646, ide_cy82c693, ide_4drives,
  147. ide_pmac, ide_etrax100, ide_acorn,
  148. ide_au1xxx, ide_palm3710, ide_forced
  149. };
  150. typedef u8 hwif_chipset_t;
  151. /*
  152. * Structure to hold all information about the location of this port
  153. */
  154. typedef struct hw_regs_s {
  155. unsigned long io_ports[IDE_NR_PORTS]; /* task file registers */
  156. int irq; /* our irq number */
  157. ide_ack_intr_t *ack_intr; /* acknowledge interrupt */
  158. hwif_chipset_t chipset;
  159. struct device *dev;
  160. } hw_regs_t;
  161. struct hwif_s * ide_find_port(unsigned long);
  162. struct hwif_s *ide_deprecated_find_port(unsigned long);
  163. void ide_init_port_data(struct hwif_s *, unsigned int);
  164. void ide_init_port_hw(struct hwif_s *, hw_regs_t *);
  165. struct ide_drive_s;
  166. int ide_register_hw(hw_regs_t *, void (*)(struct ide_drive_s *),
  167. struct hwif_s **);
  168. static inline void ide_std_init_ports(hw_regs_t *hw,
  169. unsigned long io_addr,
  170. unsigned long ctl_addr)
  171. {
  172. unsigned int i;
  173. for (i = IDE_DATA_OFFSET; i <= IDE_STATUS_OFFSET; i++)
  174. hw->io_ports[i] = io_addr++;
  175. hw->io_ports[IDE_CONTROL_OFFSET] = ctl_addr;
  176. }
  177. #include <asm/ide.h>
  178. #if !defined(MAX_HWIFS) || defined(CONFIG_EMBEDDED)
  179. #undef MAX_HWIFS
  180. #define MAX_HWIFS CONFIG_IDE_MAX_HWIFS
  181. #endif
  182. /* needed on alpha, x86/x86_64, ia64, mips, ppc32 and sh */
  183. #ifndef IDE_ARCH_OBSOLETE_DEFAULTS
  184. # define ide_default_io_base(index) (0)
  185. # define ide_default_irq(base) (0)
  186. # define ide_init_default_irq(base) (0)
  187. #endif
  188. #ifdef CONFIG_IDE_ARCH_OBSOLETE_INIT
  189. static inline void ide_init_hwif_ports(hw_regs_t *hw,
  190. unsigned long io_addr,
  191. unsigned long ctl_addr,
  192. int *irq)
  193. {
  194. if (!ctl_addr)
  195. ide_std_init_ports(hw, io_addr, ide_default_io_ctl(io_addr));
  196. else
  197. ide_std_init_ports(hw, io_addr, ctl_addr);
  198. if (irq)
  199. *irq = 0;
  200. hw->io_ports[IDE_IRQ_OFFSET] = 0;
  201. #ifdef CONFIG_PPC32
  202. if (ppc_ide_md.ide_init_hwif)
  203. ppc_ide_md.ide_init_hwif(hw, io_addr, ctl_addr, irq);
  204. #endif
  205. }
  206. #else
  207. static inline void ide_init_hwif_ports(hw_regs_t *hw,
  208. unsigned long io_addr,
  209. unsigned long ctl_addr,
  210. int *irq)
  211. {
  212. if (io_addr || ctl_addr)
  213. printk(KERN_WARNING "%s: must not be called\n", __FUNCTION__);
  214. }
  215. #endif /* CONFIG_IDE_ARCH_OBSOLETE_INIT */
  216. /* Currently only m68k, apus and m8xx need it */
  217. #ifndef IDE_ARCH_ACK_INTR
  218. # define ide_ack_intr(hwif) (1)
  219. #endif
  220. /* Currently only Atari needs it */
  221. #ifndef IDE_ARCH_LOCK
  222. # define ide_release_lock() do {} while (0)
  223. # define ide_get_lock(hdlr, data) do {} while (0)
  224. #endif /* IDE_ARCH_LOCK */
  225. /*
  226. * Now for the data we need to maintain per-drive: ide_drive_t
  227. */
  228. #define ide_scsi 0x21
  229. #define ide_disk 0x20
  230. #define ide_optical 0x7
  231. #define ide_cdrom 0x5
  232. #define ide_tape 0x1
  233. #define ide_floppy 0x0
  234. /*
  235. * Special Driver Flags
  236. *
  237. * set_geometry : respecify drive geometry
  238. * recalibrate : seek to cyl 0
  239. * set_multmode : set multmode count
  240. * set_tune : tune interface for drive
  241. * serviced : service command
  242. * reserved : unused
  243. */
  244. typedef union {
  245. unsigned all : 8;
  246. struct {
  247. unsigned set_geometry : 1;
  248. unsigned recalibrate : 1;
  249. unsigned set_multmode : 1;
  250. unsigned set_tune : 1;
  251. unsigned serviced : 1;
  252. unsigned reserved : 3;
  253. } b;
  254. } special_t;
  255. /*
  256. * ATA-IDE Select Register, aka Device-Head
  257. *
  258. * head : always zeros here
  259. * unit : drive select number: 0/1
  260. * bit5 : always 1
  261. * lba : using LBA instead of CHS
  262. * bit7 : always 1
  263. */
  264. typedef union {
  265. unsigned all : 8;
  266. struct {
  267. #if defined(__LITTLE_ENDIAN_BITFIELD)
  268. unsigned head : 4;
  269. unsigned unit : 1;
  270. unsigned bit5 : 1;
  271. unsigned lba : 1;
  272. unsigned bit7 : 1;
  273. #elif defined(__BIG_ENDIAN_BITFIELD)
  274. unsigned bit7 : 1;
  275. unsigned lba : 1;
  276. unsigned bit5 : 1;
  277. unsigned unit : 1;
  278. unsigned head : 4;
  279. #else
  280. #error "Please fix <asm/byteorder.h>"
  281. #endif
  282. } b;
  283. } select_t, ata_select_t;
  284. /*
  285. * Status returned from various ide_ functions
  286. */
  287. typedef enum {
  288. ide_stopped, /* no drive operation was started */
  289. ide_started, /* a drive operation was started, handler was set */
  290. } ide_startstop_t;
  291. struct ide_driver_s;
  292. struct ide_settings_s;
  293. #ifdef CONFIG_BLK_DEV_IDEACPI
  294. struct ide_acpi_drive_link;
  295. struct ide_acpi_hwif_link;
  296. #endif
  297. typedef struct ide_drive_s {
  298. char name[4]; /* drive name, such as "hda" */
  299. char driver_req[10]; /* requests specific driver */
  300. struct request_queue *queue; /* request queue */
  301. struct request *rq; /* current request */
  302. struct ide_drive_s *next; /* circular list of hwgroup drives */
  303. void *driver_data; /* extra driver data */
  304. struct hd_driveid *id; /* drive model identification info */
  305. #ifdef CONFIG_IDE_PROC_FS
  306. struct proc_dir_entry *proc; /* /proc/ide/ directory entry */
  307. struct ide_settings_s *settings;/* /proc/ide/ drive settings */
  308. #endif
  309. struct hwif_s *hwif; /* actually (ide_hwif_t *) */
  310. unsigned long sleep; /* sleep until this time */
  311. unsigned long service_start; /* time we started last request */
  312. unsigned long service_time; /* service time of last request */
  313. unsigned long timeout; /* max time to wait for irq */
  314. special_t special; /* special action flags */
  315. select_t select; /* basic drive/head select reg value */
  316. u8 keep_settings; /* restore settings after drive reset */
  317. u8 using_dma; /* disk is using dma for read/write */
  318. u8 retry_pio; /* retrying dma capable host in pio */
  319. u8 state; /* retry state */
  320. u8 waiting_for_dma; /* dma currently in progress */
  321. u8 unmask; /* okay to unmask other irqs */
  322. u8 noflush; /* don't attempt flushes */
  323. u8 dsc_overlap; /* DSC overlap */
  324. u8 nice1; /* give potential excess bandwidth */
  325. unsigned present : 1; /* drive is physically present */
  326. unsigned dead : 1; /* device ejected hint */
  327. unsigned id_read : 1; /* 1=id read from disk 0 = synthetic */
  328. unsigned noprobe : 1; /* from: hdx=noprobe */
  329. unsigned removable : 1; /* 1 if need to do check_media_change */
  330. unsigned attach : 1; /* needed for removable devices */
  331. unsigned forced_geom : 1; /* 1 if hdx=c,h,s was given at boot */
  332. unsigned no_unmask : 1; /* disallow setting unmask bit */
  333. unsigned no_io_32bit : 1; /* disallow enabling 32bit I/O */
  334. unsigned atapi_overlap : 1; /* ATAPI overlap (not supported) */
  335. unsigned doorlocking : 1; /* for removable only: door lock/unlock works */
  336. unsigned nodma : 1; /* disallow DMA */
  337. unsigned autotune : 2; /* 0=default, 1=autotune, 2=noautotune */
  338. unsigned remap_0_to_1 : 1; /* 0=noremap, 1=remap 0->1 (for EZDrive) */
  339. unsigned blocked : 1; /* 1=powermanagment told us not to do anything, so sleep nicely */
  340. unsigned vdma : 1; /* 1=doing PIO over DMA 0=doing normal DMA */
  341. unsigned scsi : 1; /* 0=default, 1=ide-scsi emulation */
  342. unsigned sleeping : 1; /* 1=sleeping & sleep field valid */
  343. unsigned post_reset : 1;
  344. unsigned udma33_warned : 1;
  345. u8 addressing; /* 0=28-bit, 1=48-bit, 2=48-bit doing 28-bit */
  346. u8 quirk_list; /* considered quirky, set for a specific host */
  347. u8 init_speed; /* transfer rate set at boot */
  348. u8 current_speed; /* current transfer rate set */
  349. u8 desired_speed; /* desired transfer rate set */
  350. u8 dn; /* now wide spread use */
  351. u8 wcache; /* status of write cache */
  352. u8 acoustic; /* acoustic management */
  353. u8 media; /* disk, cdrom, tape, floppy, ... */
  354. u8 ctl; /* "normal" value for IDE_CONTROL_REG */
  355. u8 ready_stat; /* min status value for drive ready */
  356. u8 mult_count; /* current multiple sector setting */
  357. u8 mult_req; /* requested multiple sector setting */
  358. u8 tune_req; /* requested drive tuning setting */
  359. u8 io_32bit; /* 0=16-bit, 1=32-bit, 2/3=32bit+sync */
  360. u8 bad_wstat; /* used for ignoring WRERR_STAT */
  361. u8 nowerr; /* used for ignoring WRERR_STAT */
  362. u8 sect0; /* offset of first sector for DM6:DDO */
  363. u8 head; /* "real" number of heads */
  364. u8 sect; /* "real" sectors per track */
  365. u8 bios_head; /* BIOS/fdisk/LILO number of heads */
  366. u8 bios_sect; /* BIOS/fdisk/LILO sectors per track */
  367. unsigned int bios_cyl; /* BIOS/fdisk/LILO number of cyls */
  368. unsigned int cyl; /* "real" number of cyls */
  369. unsigned int drive_data; /* used by set_pio_mode/selectproc */
  370. unsigned int failures; /* current failure count */
  371. unsigned int max_failures; /* maximum allowed failure count */
  372. u64 probed_capacity;/* initial reported media capacity (ide-cd only currently) */
  373. u64 capacity64; /* total number of sectors */
  374. int lun; /* logical unit */
  375. int crc_count; /* crc counter to reduce drive speed */
  376. #ifdef CONFIG_BLK_DEV_IDEACPI
  377. struct ide_acpi_drive_link *acpidata;
  378. #endif
  379. struct list_head list;
  380. struct device gendev;
  381. struct completion gendev_rel_comp; /* to deal with device release() */
  382. } ide_drive_t;
  383. #define to_ide_device(dev)container_of(dev, ide_drive_t, gendev)
  384. #define IDE_CHIPSET_PCI_MASK \
  385. ((1<<ide_pci)|(1<<ide_cmd646)|(1<<ide_ali14xx))
  386. #define IDE_CHIPSET_IS_PCI(c) ((IDE_CHIPSET_PCI_MASK >> (c)) & 1)
  387. struct ide_port_info;
  388. typedef struct hwif_s {
  389. struct hwif_s *next; /* for linked-list in ide_hwgroup_t */
  390. struct hwif_s *mate; /* other hwif from same PCI chip */
  391. struct hwgroup_s *hwgroup; /* actually (ide_hwgroup_t *) */
  392. struct proc_dir_entry *proc; /* /proc/ide/ directory entry */
  393. char name[6]; /* name of interface, eg. "ide0" */
  394. /* task file registers for pata and sata */
  395. unsigned long io_ports[IDE_NR_PORTS];
  396. unsigned long sata_scr[SATA_NR_PORTS];
  397. ide_drive_t drives[MAX_DRIVES]; /* drive info */
  398. u8 major; /* our major number */
  399. u8 index; /* 0 for ide0; 1 for ide1; ... */
  400. u8 channel; /* for dual-port chips: 0=primary, 1=secondary */
  401. u8 bus_state; /* power state of the IDE bus */
  402. u32 host_flags;
  403. u8 pio_mask;
  404. u8 ultra_mask;
  405. u8 mwdma_mask;
  406. u8 swdma_mask;
  407. u8 cbl; /* cable type */
  408. hwif_chipset_t chipset; /* sub-module for tuning.. */
  409. struct device *dev;
  410. const struct ide_port_info *cds; /* chipset device struct */
  411. ide_ack_intr_t *ack_intr;
  412. void (*rw_disk)(ide_drive_t *, struct request *);
  413. #if 0
  414. ide_hwif_ops_t *hwifops;
  415. #else
  416. /* host specific initialization of devices on a port */
  417. void (*port_init_devs)(struct hwif_s *);
  418. /* routine to program host for PIO mode */
  419. void (*set_pio_mode)(ide_drive_t *, const u8);
  420. /* routine to program host for DMA mode */
  421. void (*set_dma_mode)(ide_drive_t *, const u8);
  422. /* tweaks hardware to select drive */
  423. void (*selectproc)(ide_drive_t *);
  424. /* chipset polling based on hba specifics */
  425. int (*reset_poll)(ide_drive_t *);
  426. /* chipset specific changes to default for device-hba resets */
  427. void (*pre_reset)(ide_drive_t *);
  428. /* routine to reset controller after a disk reset */
  429. void (*resetproc)(ide_drive_t *);
  430. /* special host masking for drive selection */
  431. void (*maskproc)(ide_drive_t *, int);
  432. /* check host's drive quirk list */
  433. void (*quirkproc)(ide_drive_t *);
  434. /* driver soft-power interface */
  435. int (*busproc)(ide_drive_t *, int);
  436. #endif
  437. u8 (*mdma_filter)(ide_drive_t *);
  438. u8 (*udma_filter)(ide_drive_t *);
  439. u8 (*cable_detect)(struct hwif_s *);
  440. void (*ata_input_data)(ide_drive_t *, void *, u32);
  441. void (*ata_output_data)(ide_drive_t *, void *, u32);
  442. void (*atapi_input_bytes)(ide_drive_t *, void *, u32);
  443. void (*atapi_output_bytes)(ide_drive_t *, void *, u32);
  444. void (*dma_host_set)(ide_drive_t *, int);
  445. int (*dma_setup)(ide_drive_t *);
  446. void (*dma_exec_cmd)(ide_drive_t *, u8);
  447. void (*dma_start)(ide_drive_t *);
  448. int (*ide_dma_end)(ide_drive_t *drive);
  449. int (*ide_dma_test_irq)(ide_drive_t *drive);
  450. void (*ide_dma_clear_irq)(ide_drive_t *drive);
  451. void (*dma_lost_irq)(ide_drive_t *drive);
  452. void (*dma_timeout)(ide_drive_t *drive);
  453. void (*OUTB)(u8 addr, unsigned long port);
  454. void (*OUTBSYNC)(ide_drive_t *drive, u8 addr, unsigned long port);
  455. void (*OUTW)(u16 addr, unsigned long port);
  456. void (*OUTSW)(unsigned long port, void *addr, u32 count);
  457. void (*OUTSL)(unsigned long port, void *addr, u32 count);
  458. u8 (*INB)(unsigned long port);
  459. u16 (*INW)(unsigned long port);
  460. void (*INSW)(unsigned long port, void *addr, u32 count);
  461. void (*INSL)(unsigned long port, void *addr, u32 count);
  462. /* dma physical region descriptor table (cpu view) */
  463. unsigned int *dmatable_cpu;
  464. /* dma physical region descriptor table (dma view) */
  465. dma_addr_t dmatable_dma;
  466. /* Scatter-gather list used to build the above */
  467. struct scatterlist *sg_table;
  468. int sg_max_nents; /* Maximum number of entries in it */
  469. int sg_nents; /* Current number of entries in it */
  470. int sg_dma_direction; /* dma transfer direction */
  471. /* data phase of the active command (currently only valid for PIO/DMA) */
  472. int data_phase;
  473. unsigned int nsect;
  474. unsigned int nleft;
  475. struct scatterlist *cursg;
  476. unsigned int cursg_ofs;
  477. int rqsize; /* max sectors per request */
  478. int irq; /* our irq number */
  479. unsigned long dma_base; /* base addr for dma ports */
  480. unsigned long dma_command; /* dma command register */
  481. unsigned long dma_vendor1; /* dma vendor 1 register */
  482. unsigned long dma_status; /* dma status register */
  483. unsigned long dma_vendor3; /* dma vendor 3 register */
  484. unsigned long dma_prdtable; /* actual prd table address */
  485. unsigned long config_data; /* for use by chipset-specific code */
  486. unsigned long select_data; /* for use by chipset-specific code */
  487. unsigned long extra_base; /* extra addr for dma ports */
  488. unsigned extra_ports; /* number of extra dma ports */
  489. unsigned noprobe : 1; /* don't probe for this interface */
  490. unsigned present : 1; /* this interface exists */
  491. unsigned hold : 1; /* this interface is always present */
  492. unsigned serialized : 1; /* serialized all channel operation */
  493. unsigned sharing_irq: 1; /* 1 = sharing irq with another hwif */
  494. unsigned reset : 1; /* reset after probe */
  495. unsigned sg_mapped : 1; /* sg_table and sg_nents are ready */
  496. unsigned mmio : 1; /* host uses MMIO */
  497. unsigned straight8 : 1; /* Alan's straight 8 check */
  498. struct device gendev;
  499. struct completion gendev_rel_comp; /* To deal with device release() */
  500. void *hwif_data; /* extra hwif data */
  501. unsigned dma;
  502. #ifdef CONFIG_BLK_DEV_IDEACPI
  503. struct ide_acpi_hwif_link *acpidata;
  504. #endif
  505. } ____cacheline_internodealigned_in_smp ide_hwif_t;
  506. /*
  507. * internal ide interrupt handler type
  508. */
  509. typedef ide_startstop_t (ide_handler_t)(ide_drive_t *);
  510. typedef int (ide_expiry_t)(ide_drive_t *);
  511. /* used by ide-cd, ide-floppy, etc. */
  512. typedef void (xfer_func_t)(ide_drive_t *, void *, u32);
  513. typedef struct hwgroup_s {
  514. /* irq handler, if active */
  515. ide_startstop_t (*handler)(ide_drive_t *);
  516. /* BOOL: protects all fields below */
  517. volatile int busy;
  518. /* BOOL: wake us up on timer expiry */
  519. unsigned int sleeping : 1;
  520. /* BOOL: polling active & poll_timeout field valid */
  521. unsigned int polling : 1;
  522. /* BOOL: in a polling reset situation. Must not trigger another reset yet */
  523. unsigned int resetting : 1;
  524. /* current drive */
  525. ide_drive_t *drive;
  526. /* ptr to current hwif in linked-list */
  527. ide_hwif_t *hwif;
  528. /* current request */
  529. struct request *rq;
  530. /* failsafe timer */
  531. struct timer_list timer;
  532. /* timeout value during long polls */
  533. unsigned long poll_timeout;
  534. /* queried upon timeouts */
  535. int (*expiry)(ide_drive_t *);
  536. int req_gen;
  537. int req_gen_timer;
  538. } ide_hwgroup_t;
  539. typedef struct ide_driver_s ide_driver_t;
  540. extern struct mutex ide_setting_mtx;
  541. int set_io_32bit(ide_drive_t *, int);
  542. int set_pio_mode(ide_drive_t *, int);
  543. int set_using_dma(ide_drive_t *, int);
  544. #ifdef CONFIG_IDE_PROC_FS
  545. /*
  546. * configurable drive settings
  547. */
  548. #define TYPE_INT 0
  549. #define TYPE_BYTE 1
  550. #define TYPE_SHORT 2
  551. #define SETTING_READ (1 << 0)
  552. #define SETTING_WRITE (1 << 1)
  553. #define SETTING_RW (SETTING_READ | SETTING_WRITE)
  554. typedef int (ide_procset_t)(ide_drive_t *, int);
  555. typedef struct ide_settings_s {
  556. char *name;
  557. int rw;
  558. int data_type;
  559. int min;
  560. int max;
  561. int mul_factor;
  562. int div_factor;
  563. void *data;
  564. ide_procset_t *set;
  565. int auto_remove;
  566. struct ide_settings_s *next;
  567. } ide_settings_t;
  568. int ide_add_setting(ide_drive_t *, const char *, int, int, int, int, int, int, void *, ide_procset_t *set);
  569. /*
  570. * /proc/ide interface
  571. */
  572. typedef struct {
  573. const char *name;
  574. mode_t mode;
  575. read_proc_t *read_proc;
  576. write_proc_t *write_proc;
  577. } ide_proc_entry_t;
  578. void proc_ide_create(void);
  579. void proc_ide_destroy(void);
  580. void ide_proc_register_port(ide_hwif_t *);
  581. void ide_proc_port_register_devices(ide_hwif_t *);
  582. void ide_proc_unregister_port(ide_hwif_t *);
  583. void ide_proc_register_driver(ide_drive_t *, ide_driver_t *);
  584. void ide_proc_unregister_driver(ide_drive_t *, ide_driver_t *);
  585. void ide_add_generic_settings(ide_drive_t *);
  586. read_proc_t proc_ide_read_capacity;
  587. read_proc_t proc_ide_read_geometry;
  588. #ifdef CONFIG_BLK_DEV_IDEPCI
  589. void ide_pci_create_host_proc(const char *, get_info_t *);
  590. #endif
  591. /*
  592. * Standard exit stuff:
  593. */
  594. #define PROC_IDE_READ_RETURN(page,start,off,count,eof,len) \
  595. { \
  596. len -= off; \
  597. if (len < count) { \
  598. *eof = 1; \
  599. if (len <= 0) \
  600. return 0; \
  601. } else \
  602. len = count; \
  603. *start = page + off; \
  604. return len; \
  605. }
  606. #else
  607. static inline void proc_ide_create(void) { ; }
  608. static inline void proc_ide_destroy(void) { ; }
  609. static inline void ide_proc_register_port(ide_hwif_t *hwif) { ; }
  610. static inline void ide_proc_port_register_devices(ide_hwif_t *hwif) { ; }
  611. static inline void ide_proc_unregister_port(ide_hwif_t *hwif) { ; }
  612. static inline void ide_proc_register_driver(ide_drive_t *drive, ide_driver_t *driver) { ; }
  613. static inline void ide_proc_unregister_driver(ide_drive_t *drive, ide_driver_t *driver) { ; }
  614. static inline void ide_add_generic_settings(ide_drive_t *drive) { ; }
  615. #define PROC_IDE_READ_RETURN(page,start,off,count,eof,len) return 0;
  616. #endif
  617. /*
  618. * Power Management step value (rq->pm->pm_step).
  619. *
  620. * The step value starts at 0 (ide_pm_state_start_suspend) for a
  621. * suspend operation or 1000 (ide_pm_state_start_resume) for a
  622. * resume operation.
  623. *
  624. * For each step, the core calls the subdriver start_power_step() first.
  625. * This can return:
  626. * - ide_stopped : In this case, the core calls us back again unless
  627. * step have been set to ide_power_state_completed.
  628. * - ide_started : In this case, the channel is left busy until an
  629. * async event (interrupt) occurs.
  630. * Typically, start_power_step() will issue a taskfile request with
  631. * do_rw_taskfile().
  632. *
  633. * Upon reception of the interrupt, the core will call complete_power_step()
  634. * with the error code if any. This routine should update the step value
  635. * and return. It should not start a new request. The core will call
  636. * start_power_step for the new step value, unless step have been set to
  637. * ide_power_state_completed.
  638. *
  639. * Subdrivers are expected to define their own additional power
  640. * steps from 1..999 for suspend and from 1001..1999 for resume,
  641. * other values are reserved for future use.
  642. */
  643. enum {
  644. ide_pm_state_completed = -1,
  645. ide_pm_state_start_suspend = 0,
  646. ide_pm_state_start_resume = 1000,
  647. };
  648. /*
  649. * Subdrivers support.
  650. *
  651. * The gendriver.owner field should be set to the module owner of this driver.
  652. * The gendriver.name field should be set to the name of this driver
  653. */
  654. struct ide_driver_s {
  655. const char *version;
  656. u8 media;
  657. unsigned supports_dsc_overlap : 1;
  658. ide_startstop_t (*do_request)(ide_drive_t *, struct request *, sector_t);
  659. int (*end_request)(ide_drive_t *, int, int);
  660. ide_startstop_t (*error)(ide_drive_t *, struct request *rq, u8, u8);
  661. ide_startstop_t (*abort)(ide_drive_t *, struct request *rq);
  662. struct device_driver gen_driver;
  663. int (*probe)(ide_drive_t *);
  664. void (*remove)(ide_drive_t *);
  665. void (*resume)(ide_drive_t *);
  666. void (*shutdown)(ide_drive_t *);
  667. #ifdef CONFIG_IDE_PROC_FS
  668. ide_proc_entry_t *proc;
  669. #endif
  670. };
  671. #define to_ide_driver(drv) container_of(drv, ide_driver_t, gen_driver)
  672. int generic_ide_ioctl(ide_drive_t *, struct file *, struct block_device *, unsigned, unsigned long);
  673. /*
  674. * ide_hwifs[] is the master data structure used to keep track
  675. * of just about everything in ide.c. Whenever possible, routines
  676. * should be using pointers to a drive (ide_drive_t *) or
  677. * pointers to a hwif (ide_hwif_t *), rather than indexing this
  678. * structure directly (the allocation/layout may change!).
  679. *
  680. */
  681. #ifndef _IDE_C
  682. extern ide_hwif_t ide_hwifs[]; /* master data repository */
  683. #endif
  684. extern int noautodma;
  685. extern int ide_end_request (ide_drive_t *drive, int uptodate, int nrsecs);
  686. int ide_end_dequeued_request(ide_drive_t *drive, struct request *rq,
  687. int uptodate, int nr_sectors);
  688. extern void ide_set_handler (ide_drive_t *drive, ide_handler_t *handler, unsigned int timeout, ide_expiry_t *expiry);
  689. void ide_execute_command(ide_drive_t *, u8, ide_handler_t *, unsigned int,
  690. ide_expiry_t *);
  691. ide_startstop_t __ide_error(ide_drive_t *, struct request *, u8, u8);
  692. ide_startstop_t ide_error (ide_drive_t *drive, const char *msg, byte stat);
  693. ide_startstop_t __ide_abort(ide_drive_t *, struct request *);
  694. extern ide_startstop_t ide_abort(ide_drive_t *, const char *);
  695. extern void ide_fix_driveid(struct hd_driveid *);
  696. extern void ide_fixstring(u8 *, const int, const int);
  697. int ide_wait_stat(ide_startstop_t *, ide_drive_t *, u8, u8, unsigned long);
  698. extern ide_startstop_t ide_do_reset (ide_drive_t *);
  699. extern void ide_init_drive_cmd (struct request *rq);
  700. /*
  701. * "action" parameter type for ide_do_drive_cmd() below.
  702. */
  703. typedef enum {
  704. ide_wait, /* insert rq at end of list, and wait for it */
  705. ide_preempt, /* insert rq in front of current request */
  706. ide_head_wait, /* insert rq in front of current request and wait for it */
  707. ide_end /* insert rq at end of list, but don't wait for it */
  708. } ide_action_t;
  709. extern int ide_do_drive_cmd(ide_drive_t *, struct request *, ide_action_t);
  710. extern void ide_end_drive_cmd(ide_drive_t *, u8, u8);
  711. enum {
  712. IDE_TFLAG_LBA48 = (1 << 0),
  713. IDE_TFLAG_NO_SELECT_MASK = (1 << 1),
  714. IDE_TFLAG_FLAGGED = (1 << 2),
  715. IDE_TFLAG_OUT_DATA = (1 << 3),
  716. IDE_TFLAG_OUT_HOB_FEATURE = (1 << 4),
  717. IDE_TFLAG_OUT_HOB_NSECT = (1 << 5),
  718. IDE_TFLAG_OUT_HOB_LBAL = (1 << 6),
  719. IDE_TFLAG_OUT_HOB_LBAM = (1 << 7),
  720. IDE_TFLAG_OUT_HOB_LBAH = (1 << 8),
  721. IDE_TFLAG_OUT_HOB = IDE_TFLAG_OUT_HOB_FEATURE |
  722. IDE_TFLAG_OUT_HOB_NSECT |
  723. IDE_TFLAG_OUT_HOB_LBAL |
  724. IDE_TFLAG_OUT_HOB_LBAM |
  725. IDE_TFLAG_OUT_HOB_LBAH,
  726. IDE_TFLAG_OUT_FEATURE = (1 << 9),
  727. IDE_TFLAG_OUT_NSECT = (1 << 10),
  728. IDE_TFLAG_OUT_LBAL = (1 << 11),
  729. IDE_TFLAG_OUT_LBAM = (1 << 12),
  730. IDE_TFLAG_OUT_LBAH = (1 << 13),
  731. IDE_TFLAG_OUT_TF = IDE_TFLAG_OUT_FEATURE |
  732. IDE_TFLAG_OUT_NSECT |
  733. IDE_TFLAG_OUT_LBAL |
  734. IDE_TFLAG_OUT_LBAM |
  735. IDE_TFLAG_OUT_LBAH,
  736. IDE_TFLAG_OUT_DEVICE = (1 << 14),
  737. IDE_TFLAG_WRITE = (1 << 15),
  738. IDE_TFLAG_FLAGGED_SET_IN_FLAGS = (1 << 16),
  739. IDE_TFLAG_IN_DATA = (1 << 17),
  740. IDE_TFLAG_CUSTOM_HANDLER = (1 << 18),
  741. IDE_TFLAG_DMA_PIO_FALLBACK = (1 << 19),
  742. IDE_TFLAG_IN_HOB_FEATURE = (1 << 20),
  743. IDE_TFLAG_IN_HOB_NSECT = (1 << 21),
  744. IDE_TFLAG_IN_HOB_LBAL = (1 << 22),
  745. IDE_TFLAG_IN_HOB_LBAM = (1 << 23),
  746. IDE_TFLAG_IN_HOB_LBAH = (1 << 24),
  747. IDE_TFLAG_IN_HOB_LBA = IDE_TFLAG_IN_HOB_LBAL |
  748. IDE_TFLAG_IN_HOB_LBAM |
  749. IDE_TFLAG_IN_HOB_LBAH,
  750. IDE_TFLAG_IN_HOB = IDE_TFLAG_IN_HOB_FEATURE |
  751. IDE_TFLAG_IN_HOB_NSECT |
  752. IDE_TFLAG_IN_HOB_LBA,
  753. IDE_TFLAG_IN_NSECT = (1 << 25),
  754. IDE_TFLAG_IN_LBAL = (1 << 26),
  755. IDE_TFLAG_IN_LBAM = (1 << 27),
  756. IDE_TFLAG_IN_LBAH = (1 << 28),
  757. IDE_TFLAG_IN_LBA = IDE_TFLAG_IN_LBAL |
  758. IDE_TFLAG_IN_LBAM |
  759. IDE_TFLAG_IN_LBAH,
  760. IDE_TFLAG_IN_TF = IDE_TFLAG_IN_NSECT |
  761. IDE_TFLAG_IN_LBA,
  762. IDE_TFLAG_IN_DEVICE = (1 << 29),
  763. IDE_TFLAG_HOB = IDE_TFLAG_OUT_HOB |
  764. IDE_TFLAG_IN_HOB,
  765. IDE_TFLAG_TF = IDE_TFLAG_OUT_TF |
  766. IDE_TFLAG_IN_TF,
  767. IDE_TFLAG_DEVICE = IDE_TFLAG_OUT_DEVICE |
  768. IDE_TFLAG_IN_DEVICE,
  769. /* force 16-bit I/O operations */
  770. IDE_TFLAG_IO_16BIT = (1 << 30),
  771. };
  772. struct ide_taskfile {
  773. u8 hob_data; /* 0: high data byte (for TASKFILE IOCTL) */
  774. u8 hob_feature; /* 1-5: additional data to support LBA48 */
  775. u8 hob_nsect;
  776. u8 hob_lbal;
  777. u8 hob_lbam;
  778. u8 hob_lbah;
  779. u8 data; /* 6: low data byte (for TASKFILE IOCTL) */
  780. union { /*  7: */
  781. u8 error; /* read: error */
  782. u8 feature; /* write: feature */
  783. };
  784. u8 nsect; /* 8: number of sectors */
  785. u8 lbal; /* 9: LBA low */
  786. u8 lbam; /* 10: LBA mid */
  787. u8 lbah; /* 11: LBA high */
  788. u8 device; /* 12: device select */
  789. union { /* 13: */
  790. u8 status; /*  read: status  */
  791. u8 command; /* write: command */
  792. };
  793. };
  794. typedef struct ide_task_s {
  795. union {
  796. struct ide_taskfile tf;
  797. u8 tf_array[14];
  798. };
  799. u32 tf_flags;
  800. int data_phase;
  801. struct request *rq; /* copy of request */
  802. void *special; /* valid_t generally */
  803. } ide_task_t;
  804. void ide_tf_load(ide_drive_t *, ide_task_t *);
  805. void ide_tf_read(ide_drive_t *, ide_task_t *);
  806. extern void SELECT_DRIVE(ide_drive_t *);
  807. extern void SELECT_MASK(ide_drive_t *, int);
  808. extern int drive_is_ready(ide_drive_t *);
  809. void ide_pktcmd_tf_load(ide_drive_t *, u32, u16, u8);
  810. ide_startstop_t do_rw_taskfile(ide_drive_t *, ide_task_t *);
  811. void task_end_request(ide_drive_t *, struct request *, u8);
  812. int ide_raw_taskfile(ide_drive_t *, ide_task_t *, u8 *, u16);
  813. int ide_no_data_taskfile(ide_drive_t *, ide_task_t *);
  814. int ide_taskfile_ioctl(ide_drive_t *, unsigned int, unsigned long);
  815. int ide_cmd_ioctl(ide_drive_t *, unsigned int, unsigned long);
  816. int ide_task_ioctl(ide_drive_t *, unsigned int, unsigned long);
  817. extern int system_bus_clock(void);
  818. extern int ide_driveid_update(ide_drive_t *);
  819. extern int ide_config_drive_speed(ide_drive_t *, u8);
  820. extern u8 eighty_ninty_three (ide_drive_t *);
  821. extern int taskfile_lib_get_identify(ide_drive_t *drive, u8 *);
  822. extern int ide_wait_not_busy(ide_hwif_t *hwif, unsigned long timeout);
  823. extern void ide_stall_queue(ide_drive_t *drive, unsigned long timeout);
  824. extern int ide_spin_wait_hwgroup(ide_drive_t *);
  825. extern void ide_timer_expiry(unsigned long);
  826. extern irqreturn_t ide_intr(int irq, void *dev_id);
  827. extern void do_ide_request(struct request_queue *);
  828. void ide_init_disk(struct gendisk *, ide_drive_t *);
  829. #ifdef CONFIG_IDEPCI_PCIBUS_ORDER
  830. extern int ide_scan_direction;
  831. extern int __ide_pci_register_driver(struct pci_driver *driver, struct module *owner, const char *mod_name);
  832. #define ide_pci_register_driver(d) __ide_pci_register_driver(d, THIS_MODULE, KBUILD_MODNAME)
  833. #else
  834. #define ide_pci_register_driver(d) pci_register_driver(d)
  835. #endif
  836. void ide_pci_setup_ports(struct pci_dev *, const struct ide_port_info *, int, u8 *);
  837. void ide_setup_pci_noise(struct pci_dev *, const struct ide_port_info *);
  838. #ifdef CONFIG_BLK_DEV_IDEDMA_PCI
  839. void ide_hwif_setup_dma(ide_hwif_t *, const struct ide_port_info *);
  840. #else
  841. static inline void ide_hwif_setup_dma(ide_hwif_t *hwif,
  842. const struct ide_port_info *d) { }
  843. #endif
  844. extern void default_hwif_iops(ide_hwif_t *);
  845. extern void default_hwif_mmiops(ide_hwif_t *);
  846. extern void default_hwif_transport(ide_hwif_t *);
  847. typedef struct ide_pci_enablebit_s {
  848. u8 reg; /* byte pci reg holding the enable-bit */
  849. u8 mask; /* mask to isolate the enable-bit */
  850. u8 val; /* value of masked reg when "enabled" */
  851. } ide_pci_enablebit_t;
  852. enum {
  853. /* Uses ISA control ports not PCI ones. */
  854. IDE_HFLAG_ISA_PORTS = (1 << 0),
  855. /* single port device */
  856. IDE_HFLAG_SINGLE = (1 << 1),
  857. /* don't use legacy PIO blacklist */
  858. IDE_HFLAG_PIO_NO_BLACKLIST = (1 << 2),
  859. /* don't use conservative PIO "downgrade" */
  860. IDE_HFLAG_PIO_NO_DOWNGRADE = (1 << 3),
  861. /* use PIO8/9 for prefetch off/on */
  862. IDE_HFLAG_ABUSE_PREFETCH = (1 << 4),
  863. /* use PIO6/7 for fast-devsel off/on */
  864. IDE_HFLAG_ABUSE_FAST_DEVSEL = (1 << 5),
  865. /* use 100-102 and 200-202 PIO values to set DMA modes */
  866. IDE_HFLAG_ABUSE_DMA_MODES = (1 << 6),
  867. /*
  868. * keep DMA setting when programming PIO mode, may be used only
  869. * for hosts which have separate PIO and DMA timings (ie. PMAC)
  870. */
  871. IDE_HFLAG_SET_PIO_MODE_KEEP_DMA = (1 << 7),
  872. /* program host for the transfer mode after programming device */
  873. IDE_HFLAG_POST_SET_MODE = (1 << 8),
  874. /* don't program host/device for the transfer mode ("smart" hosts) */
  875. IDE_HFLAG_NO_SET_MODE = (1 << 9),
  876. /* trust BIOS for programming chipset/device for DMA */
  877. IDE_HFLAG_TRUST_BIOS_FOR_DMA = (1 << 10),
  878. /* host uses VDMA (tied with IDE_HFLAG_CS5520 for now) */
  879. IDE_HFLAG_VDMA = (1 << 11),
  880. /* ATAPI DMA is unsupported */
  881. IDE_HFLAG_NO_ATAPI_DMA = (1 << 12),
  882. /* set if host is a "bootable" controller */
  883. IDE_HFLAG_BOOTABLE = (1 << 13),
  884. /* host doesn't support DMA */
  885. IDE_HFLAG_NO_DMA = (1 << 14),
  886. /* check if host is PCI IDE device before allowing DMA */
  887. IDE_HFLAG_NO_AUTODMA = (1 << 15),
  888. /* don't autotune PIO */
  889. IDE_HFLAG_NO_AUTOTUNE = (1 << 16),
  890. /* host is CS5510/CS5520 */
  891. IDE_HFLAG_CS5520 = IDE_HFLAG_VDMA,
  892. /* no LBA48 */
  893. IDE_HFLAG_NO_LBA48 = (1 << 17),
  894. /* no LBA48 DMA */
  895. IDE_HFLAG_NO_LBA48_DMA = (1 << 18),
  896. /* data FIFO is cleared by an error */
  897. IDE_HFLAG_ERROR_STOPS_FIFO = (1 << 19),
  898. /* serialize ports */
  899. IDE_HFLAG_SERIALIZE = (1 << 20),
  900. /* use legacy IRQs */
  901. IDE_HFLAG_LEGACY_IRQS = (1 << 21),
  902. /* force use of legacy IRQs */
  903. IDE_HFLAG_FORCE_LEGACY_IRQS = (1 << 22),
  904. /* limit LBA48 requests to 256 sectors */
  905. IDE_HFLAG_RQSIZE_256 = (1 << 23),
  906. /* use 32-bit I/O ops */
  907. IDE_HFLAG_IO_32BIT = (1 << 24),
  908. /* unmask IRQs */
  909. IDE_HFLAG_UNMASK_IRQS = (1 << 25),
  910. IDE_HFLAG_ABUSE_SET_DMA_MODE = (1 << 26),
  911. /* host is CY82C693 */
  912. IDE_HFLAG_CY82C693 = (1 << 27),
  913. /* force host out of "simplex" mode */
  914. IDE_HFLAG_CLEAR_SIMPLEX = (1 << 28),
  915. /* DSC overlap is unsupported */
  916. IDE_HFLAG_NO_DSC = (1 << 29),
  917. /* never use 32-bit I/O ops */
  918. IDE_HFLAG_NO_IO_32BIT = (1 << 30),
  919. /* never unmask IRQs */
  920. IDE_HFLAG_NO_UNMASK_IRQS = (1 << 31),
  921. };
  922. #ifdef CONFIG_BLK_DEV_OFFBOARD
  923. # define IDE_HFLAG_OFF_BOARD IDE_HFLAG_BOOTABLE
  924. #else
  925. # define IDE_HFLAG_OFF_BOARD 0
  926. #endif
  927. struct ide_port_info {
  928. char *name;
  929. unsigned int (*init_chipset)(struct pci_dev *, const char *);
  930. void (*init_iops)(ide_hwif_t *);
  931. void (*init_hwif)(ide_hwif_t *);
  932. void (*init_dma)(ide_hwif_t *, unsigned long);
  933. ide_pci_enablebit_t enablebits[2];
  934. hwif_chipset_t chipset;
  935. u8 extra;
  936. u32 host_flags;
  937. u8 pio_mask;
  938. u8 swdma_mask;
  939. u8 mwdma_mask;
  940. u8 udma_mask;
  941. };
  942. int ide_setup_pci_device(struct pci_dev *, const struct ide_port_info *);
  943. int ide_setup_pci_devices(struct pci_dev *, struct pci_dev *, const struct ide_port_info *);
  944. void ide_map_sg(ide_drive_t *, struct request *);
  945. void ide_init_sg_cmd(ide_drive_t *, struct request *);
  946. #define BAD_DMA_DRIVE 0
  947. #define GOOD_DMA_DRIVE 1
  948. struct drive_list_entry {
  949. const char *id_model;
  950. const char *id_firmware;
  951. };
  952. int ide_in_drive_list(struct hd_driveid *, const struct drive_list_entry *);
  953. #ifdef CONFIG_BLK_DEV_IDEDMA
  954. int __ide_dma_bad_drive(ide_drive_t *);
  955. int ide_id_dma_bug(ide_drive_t *);
  956. u8 ide_find_dma_mode(ide_drive_t *, u8);
  957. static inline u8 ide_max_dma_mode(ide_drive_t *drive)
  958. {
  959. return ide_find_dma_mode(drive, XFER_UDMA_6);
  960. }
  961. void ide_dma_off_quietly(ide_drive_t *);
  962. void ide_dma_off(ide_drive_t *);
  963. void ide_dma_on(ide_drive_t *);
  964. int ide_set_dma(ide_drive_t *);
  965. void ide_check_dma_crc(ide_drive_t *);
  966. ide_startstop_t ide_dma_intr(ide_drive_t *);
  967. int ide_build_sglist(ide_drive_t *, struct request *);
  968. void ide_destroy_dmatable(ide_drive_t *);
  969. #ifdef CONFIG_BLK_DEV_IDEDMA_SFF
  970. extern int ide_build_dmatable(ide_drive_t *, struct request *);
  971. extern int ide_release_dma(ide_hwif_t *);
  972. extern void ide_setup_dma(ide_hwif_t *, unsigned long);
  973. void ide_dma_host_set(ide_drive_t *, int);
  974. extern int ide_dma_setup(ide_drive_t *);
  975. extern void ide_dma_start(ide_drive_t *);
  976. extern int __ide_dma_end(ide_drive_t *);
  977. extern void ide_dma_lost_irq(ide_drive_t *);
  978. extern void ide_dma_timeout(ide_drive_t *);
  979. #endif /* CONFIG_BLK_DEV_IDEDMA_SFF */
  980. #else
  981. static inline int ide_id_dma_bug(ide_drive_t *drive) { return 0; }
  982. static inline u8 ide_find_dma_mode(ide_drive_t *drive, u8 speed) { return 0; }
  983. static inline u8 ide_max_dma_mode(ide_drive_t *drive) { return 0; }
  984. static inline void ide_dma_off_quietly(ide_drive_t *drive) { ; }
  985. static inline void ide_dma_off(ide_drive_t *drive) { ; }
  986. static inline void ide_dma_on(ide_drive_t *drive) { ; }
  987. static inline void ide_dma_verbose(ide_drive_t *drive) { ; }
  988. static inline int ide_set_dma(ide_drive_t *drive) { return 1; }
  989. static inline void ide_check_dma_crc(ide_drive_t *drive) { ; }
  990. #endif /* CONFIG_BLK_DEV_IDEDMA */
  991. #ifndef CONFIG_BLK_DEV_IDEDMA_SFF
  992. static inline void ide_release_dma(ide_hwif_t *drive) {;}
  993. #endif
  994. #ifdef CONFIG_BLK_DEV_IDEACPI
  995. extern int ide_acpi_exec_tfs(ide_drive_t *drive);
  996. extern void ide_acpi_get_timing(ide_hwif_t *hwif);
  997. extern void ide_acpi_push_timing(ide_hwif_t *hwif);
  998. extern void ide_acpi_init(ide_hwif_t *hwif);
  999. void ide_acpi_port_init_devices(ide_hwif_t *);
  1000. extern void ide_acpi_set_state(ide_hwif_t *hwif, int on);
  1001. #else
  1002. static inline int ide_acpi_exec_tfs(ide_drive_t *drive) { return 0; }
  1003. static inline void ide_acpi_get_timing(ide_hwif_t *hwif) { ; }
  1004. static inline void ide_acpi_push_timing(ide_hwif_t *hwif) { ; }
  1005. static inline void ide_acpi_init(ide_hwif_t *hwif) { ; }
  1006. static inline void ide_acpi_port_init_devices(ide_hwif_t *hwif) { ; }
  1007. static inline void ide_acpi_set_state(ide_hwif_t *hwif, int on) {}
  1008. #endif
  1009. void ide_remove_port_from_hwgroup(ide_hwif_t *);
  1010. extern int ide_hwif_request_regions(ide_hwif_t *hwif);
  1011. extern void ide_hwif_release_regions(ide_hwif_t* hwif);
  1012. void ide_unregister(unsigned int, int, int);
  1013. void ide_register_region(struct gendisk *);
  1014. void ide_unregister_region(struct gendisk *);
  1015. void ide_undecoded_slave(ide_drive_t *);
  1016. int ide_device_add_all(u8 *idx, const struct ide_port_info *);
  1017. int ide_device_add(u8 idx[4], const struct ide_port_info *);
  1018. static inline void *ide_get_hwifdata (ide_hwif_t * hwif)
  1019. {
  1020. return hwif->hwif_data;
  1021. }
  1022. static inline void ide_set_hwifdata (ide_hwif_t * hwif, void *data)
  1023. {
  1024. hwif->hwif_data = data;
  1025. }
  1026. const char *ide_xfer_verbose(u8 mode);
  1027. extern void ide_toggle_bounce(ide_drive_t *drive, int on);
  1028. extern int ide_set_xfer_rate(ide_drive_t *drive, u8 rate);
  1029. static inline int ide_dev_has_iordy(struct hd_driveid *id)
  1030. {
  1031. return ((id->field_valid & 2) && (id->capability & 8)) ? 1 : 0;
  1032. }
  1033. static inline int ide_dev_is_sata(struct hd_driveid *id)
  1034. {
  1035. /*
  1036. * See if word 93 is 0 AND drive is at least ATA-5 compatible
  1037. * verifying that word 80 by casting it to a signed type --
  1038. * this trick allows us to filter out the reserved values of
  1039. * 0x0000 and 0xffff along with the earlier ATA revisions...
  1040. */
  1041. if (id->hw_config == 0 && (short)id->major_rev_num >= 0x0020)
  1042. return 1;
  1043. return 0;
  1044. }
  1045. u64 ide_get_lba_addr(struct ide_taskfile *, int);
  1046. u8 ide_dump_status(ide_drive_t *, const char *, u8);
  1047. typedef struct ide_pio_timings_s {
  1048. int setup_time; /* Address setup (ns) minimum */
  1049. int active_time; /* Active pulse (ns) minimum */
  1050. int cycle_time; /* Cycle time (ns) minimum = */
  1051. /* active + recovery (+ setup for some chips) */
  1052. } ide_pio_timings_t;
  1053. unsigned int ide_pio_cycle_time(ide_drive_t *, u8);
  1054. u8 ide_get_best_pio_mode(ide_drive_t *, u8, u8);
  1055. extern const ide_pio_timings_t ide_pio_timings[6];
  1056. int ide_set_pio_mode(ide_drive_t *, u8);
  1057. int ide_set_dma_mode(ide_drive_t *, u8);
  1058. void ide_set_pio(ide_drive_t *, u8);
  1059. static inline void ide_set_max_pio(ide_drive_t *drive)
  1060. {
  1061. ide_set_pio(drive, 255);
  1062. }
  1063. extern spinlock_t ide_lock;
  1064. extern struct mutex ide_cfg_mtx;
  1065. /*
  1066. * Structure locking:
  1067. *
  1068. * ide_cfg_mtx and ide_lock together protect changes to
  1069. * ide_hwif_t->{next,hwgroup}
  1070. * ide_drive_t->next
  1071. *
  1072. * ide_hwgroup_t->busy: ide_lock
  1073. * ide_hwgroup_t->hwif: ide_lock
  1074. * ide_hwif_t->mate: constant, no locking
  1075. * ide_drive_t->hwif: constant, no locking
  1076. */
  1077. #define local_irq_set(flags) do { local_save_flags((flags)); local_irq_enable_in_hardirq(); } while (0)
  1078. extern struct bus_type ide_bus_type;
  1079. /* check if CACHE FLUSH (EXT) command is supported (bits defined in ATA-6) */
  1080. #define ide_id_has_flush_cache(id) ((id)->cfs_enable_2 & 0x3000)
  1081. /* some Maxtor disks have bit 13 defined incorrectly so check bit 10 too */
  1082. #define ide_id_has_flush_cache_ext(id) \
  1083. (((id)->cfs_enable_2 & 0x2400) == 0x2400)
  1084. static inline void ide_dump_identify(u8 *id)
  1085. {
  1086. print_hex_dump(KERN_INFO, "", DUMP_PREFIX_NONE, 16, 2, id, 512, 0);
  1087. }
  1088. static inline int hwif_to_node(ide_hwif_t *hwif)
  1089. {
  1090. struct pci_dev *dev = to_pci_dev(hwif->dev);
  1091. return dev ? pcibus_to_node(dev->bus) : -1;
  1092. }
  1093. static inline ide_drive_t *ide_get_paired_drive(ide_drive_t *drive)
  1094. {
  1095. ide_hwif_t *hwif = HWIF(drive);
  1096. return &hwif->drives[(drive->dn ^ 1) & 1];
  1097. }
  1098. static inline void ide_set_irq(ide_drive_t *drive, int on)
  1099. {
  1100. drive->hwif->OUTB(drive->ctl | (on ? 0 : 2), IDE_CONTROL_REG);
  1101. }
  1102. static inline u8 ide_read_status(ide_drive_t *drive)
  1103. {
  1104. ide_hwif_t *hwif = drive->hwif;
  1105. return hwif->INB(hwif->io_ports[IDE_STATUS_OFFSET]);
  1106. }
  1107. static inline u8 ide_read_altstatus(ide_drive_t *drive)
  1108. {
  1109. ide_hwif_t *hwif = drive->hwif;
  1110. return hwif->INB(hwif->io_ports[IDE_CONTROL_OFFSET]);
  1111. }
  1112. static inline u8 ide_read_error(ide_drive_t *drive)
  1113. {
  1114. ide_hwif_t *hwif = drive->hwif;
  1115. return hwif->INB(hwif->io_ports[IDE_ERROR_OFFSET]);
  1116. }
  1117. #endif /* _IDE_H */