main.c 57 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372
  1. /*
  2. * Copyright (c) 2008-2011 Atheros Communications Inc.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for any
  5. * purpose with or without fee is hereby granted, provided that the above
  6. * copyright notice and this permission notice appear in all copies.
  7. *
  8. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
  9. * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
  10. * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
  11. * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
  12. * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
  13. * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
  14. * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
  15. */
  16. #include <linux/nl80211.h>
  17. #include <linux/delay.h>
  18. #include "ath9k.h"
  19. #include "btcoex.h"
  20. static void ath9k_set_assoc_state(struct ath_softc *sc,
  21. struct ieee80211_vif *vif);
  22. u8 ath9k_parse_mpdudensity(u8 mpdudensity)
  23. {
  24. /*
  25. * 802.11n D2.0 defined values for "Minimum MPDU Start Spacing":
  26. * 0 for no restriction
  27. * 1 for 1/4 us
  28. * 2 for 1/2 us
  29. * 3 for 1 us
  30. * 4 for 2 us
  31. * 5 for 4 us
  32. * 6 for 8 us
  33. * 7 for 16 us
  34. */
  35. switch (mpdudensity) {
  36. case 0:
  37. return 0;
  38. case 1:
  39. case 2:
  40. case 3:
  41. /* Our lower layer calculations limit our precision to
  42. 1 microsecond */
  43. return 1;
  44. case 4:
  45. return 2;
  46. case 5:
  47. return 4;
  48. case 6:
  49. return 8;
  50. case 7:
  51. return 16;
  52. default:
  53. return 0;
  54. }
  55. }
  56. static bool ath9k_has_pending_frames(struct ath_softc *sc, struct ath_txq *txq)
  57. {
  58. bool pending = false;
  59. spin_lock_bh(&txq->axq_lock);
  60. if (txq->axq_depth || !list_empty(&txq->axq_acq))
  61. pending = true;
  62. spin_unlock_bh(&txq->axq_lock);
  63. return pending;
  64. }
  65. static bool ath9k_setpower(struct ath_softc *sc, enum ath9k_power_mode mode)
  66. {
  67. unsigned long flags;
  68. bool ret;
  69. spin_lock_irqsave(&sc->sc_pm_lock, flags);
  70. ret = ath9k_hw_setpower(sc->sc_ah, mode);
  71. spin_unlock_irqrestore(&sc->sc_pm_lock, flags);
  72. return ret;
  73. }
  74. void ath9k_ps_wakeup(struct ath_softc *sc)
  75. {
  76. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  77. unsigned long flags;
  78. enum ath9k_power_mode power_mode;
  79. spin_lock_irqsave(&sc->sc_pm_lock, flags);
  80. if (++sc->ps_usecount != 1)
  81. goto unlock;
  82. power_mode = sc->sc_ah->power_mode;
  83. ath9k_hw_setpower(sc->sc_ah, ATH9K_PM_AWAKE);
  84. /*
  85. * While the hardware is asleep, the cycle counters contain no
  86. * useful data. Better clear them now so that they don't mess up
  87. * survey data results.
  88. */
  89. if (power_mode != ATH9K_PM_AWAKE) {
  90. spin_lock(&common->cc_lock);
  91. ath_hw_cycle_counters_update(common);
  92. memset(&common->cc_survey, 0, sizeof(common->cc_survey));
  93. memset(&common->cc_ani, 0, sizeof(common->cc_ani));
  94. spin_unlock(&common->cc_lock);
  95. }
  96. unlock:
  97. spin_unlock_irqrestore(&sc->sc_pm_lock, flags);
  98. }
  99. void ath9k_ps_restore(struct ath_softc *sc)
  100. {
  101. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  102. enum ath9k_power_mode mode;
  103. unsigned long flags;
  104. bool reset;
  105. spin_lock_irqsave(&sc->sc_pm_lock, flags);
  106. if (--sc->ps_usecount != 0)
  107. goto unlock;
  108. if (sc->ps_idle) {
  109. ath9k_hw_setrxabort(sc->sc_ah, 1);
  110. ath9k_hw_stopdmarecv(sc->sc_ah, &reset);
  111. mode = ATH9K_PM_FULL_SLEEP;
  112. } else if (sc->ps_enabled &&
  113. !(sc->ps_flags & (PS_WAIT_FOR_BEACON |
  114. PS_WAIT_FOR_CAB |
  115. PS_WAIT_FOR_PSPOLL_DATA |
  116. PS_WAIT_FOR_TX_ACK |
  117. PS_WAIT_FOR_ANI))) {
  118. mode = ATH9K_PM_NETWORK_SLEEP;
  119. if (ath9k_hw_btcoex_is_enabled(sc->sc_ah))
  120. ath9k_btcoex_stop_gen_timer(sc);
  121. } else {
  122. goto unlock;
  123. }
  124. spin_lock(&common->cc_lock);
  125. ath_hw_cycle_counters_update(common);
  126. spin_unlock(&common->cc_lock);
  127. ath9k_hw_setpower(sc->sc_ah, mode);
  128. unlock:
  129. spin_unlock_irqrestore(&sc->sc_pm_lock, flags);
  130. }
  131. static void __ath_cancel_work(struct ath_softc *sc)
  132. {
  133. cancel_work_sync(&sc->paprd_work);
  134. cancel_work_sync(&sc->hw_check_work);
  135. cancel_delayed_work_sync(&sc->tx_complete_work);
  136. cancel_delayed_work_sync(&sc->hw_pll_work);
  137. #ifdef CONFIG_ATH9K_BTCOEX_SUPPORT
  138. if (ath9k_hw_mci_is_enabled(sc->sc_ah))
  139. cancel_work_sync(&sc->mci_work);
  140. #endif
  141. }
  142. static void ath_cancel_work(struct ath_softc *sc)
  143. {
  144. __ath_cancel_work(sc);
  145. cancel_work_sync(&sc->hw_reset_work);
  146. }
  147. static void ath_restart_work(struct ath_softc *sc)
  148. {
  149. ieee80211_queue_delayed_work(sc->hw, &sc->tx_complete_work, 0);
  150. if (AR_SREV_9340(sc->sc_ah) || AR_SREV_9485(sc->sc_ah) ||
  151. AR_SREV_9550(sc->sc_ah))
  152. ieee80211_queue_delayed_work(sc->hw, &sc->hw_pll_work,
  153. msecs_to_jiffies(ATH_PLL_WORK_INTERVAL));
  154. ath_start_rx_poll(sc, 3);
  155. ath_start_ani(sc);
  156. }
  157. static bool ath_prepare_reset(struct ath_softc *sc)
  158. {
  159. struct ath_hw *ah = sc->sc_ah;
  160. bool ret = true;
  161. ieee80211_stop_queues(sc->hw);
  162. sc->hw_busy_count = 0;
  163. ath_stop_ani(sc);
  164. del_timer_sync(&sc->rx_poll_timer);
  165. ath9k_debug_samp_bb_mac(sc);
  166. ath9k_hw_disable_interrupts(ah);
  167. if (!ath_drain_all_txq(sc))
  168. ret = false;
  169. if (!ath_stoprecv(sc))
  170. ret = false;
  171. return ret;
  172. }
  173. static bool ath_complete_reset(struct ath_softc *sc, bool start)
  174. {
  175. struct ath_hw *ah = sc->sc_ah;
  176. struct ath_common *common = ath9k_hw_common(ah);
  177. unsigned long flags;
  178. if (ath_startrecv(sc) != 0) {
  179. ath_err(common, "Unable to restart recv logic\n");
  180. return false;
  181. }
  182. ath9k_cmn_update_txpow(ah, sc->curtxpow,
  183. sc->config.txpowlimit, &sc->curtxpow);
  184. clear_bit(SC_OP_HW_RESET, &sc->sc_flags);
  185. ath9k_hw_set_interrupts(ah);
  186. ath9k_hw_enable_interrupts(ah);
  187. if (!(sc->hw->conf.flags & IEEE80211_CONF_OFFCHANNEL) && start) {
  188. if (!test_bit(SC_OP_BEACONS, &sc->sc_flags))
  189. goto work;
  190. ath9k_set_beacon(sc);
  191. if (ah->opmode == NL80211_IFTYPE_STATION &&
  192. test_bit(SC_OP_PRIM_STA_VIF, &sc->sc_flags)) {
  193. spin_lock_irqsave(&sc->sc_pm_lock, flags);
  194. sc->ps_flags |= PS_BEACON_SYNC | PS_WAIT_FOR_BEACON;
  195. spin_unlock_irqrestore(&sc->sc_pm_lock, flags);
  196. }
  197. work:
  198. ath_restart_work(sc);
  199. }
  200. if ((ah->caps.hw_caps & ATH9K_HW_CAP_ANT_DIV_COMB) && sc->ant_rx != 3)
  201. ath_ant_comb_update(sc);
  202. ieee80211_wake_queues(sc->hw);
  203. return true;
  204. }
  205. static int ath_reset_internal(struct ath_softc *sc, struct ath9k_channel *hchan)
  206. {
  207. struct ath_hw *ah = sc->sc_ah;
  208. struct ath_common *common = ath9k_hw_common(ah);
  209. struct ath9k_hw_cal_data *caldata = NULL;
  210. bool fastcc = true;
  211. int r;
  212. __ath_cancel_work(sc);
  213. tasklet_disable(&sc->intr_tq);
  214. spin_lock_bh(&sc->sc_pcu_lock);
  215. if (!(sc->hw->conf.flags & IEEE80211_CONF_OFFCHANNEL)) {
  216. fastcc = false;
  217. caldata = &sc->caldata;
  218. }
  219. if (!hchan) {
  220. fastcc = false;
  221. hchan = ah->curchan;
  222. }
  223. if (!ath_prepare_reset(sc))
  224. fastcc = false;
  225. ath_dbg(common, CONFIG, "Reset to %u MHz, HT40: %d fastcc: %d\n",
  226. hchan->channel, IS_CHAN_HT40(hchan), fastcc);
  227. r = ath9k_hw_reset(ah, hchan, caldata, fastcc);
  228. if (r) {
  229. ath_err(common,
  230. "Unable to reset channel, reset status %d\n", r);
  231. ath9k_hw_enable_interrupts(ah);
  232. ath9k_queue_reset(sc, RESET_TYPE_BB_HANG);
  233. goto out;
  234. }
  235. if (ath9k_hw_mci_is_enabled(sc->sc_ah) &&
  236. (sc->hw->conf.flags & IEEE80211_CONF_OFFCHANNEL))
  237. ath9k_mci_set_txpower(sc, true, false);
  238. if (!ath_complete_reset(sc, true))
  239. r = -EIO;
  240. out:
  241. spin_unlock_bh(&sc->sc_pcu_lock);
  242. tasklet_enable(&sc->intr_tq);
  243. return r;
  244. }
  245. /*
  246. * Set/change channels. If the channel is really being changed, it's done
  247. * by reseting the chip. To accomplish this we must first cleanup any pending
  248. * DMA, then restart stuff.
  249. */
  250. static int ath_set_channel(struct ath_softc *sc, struct ieee80211_hw *hw,
  251. struct ath9k_channel *hchan)
  252. {
  253. int r;
  254. if (test_bit(SC_OP_INVALID, &sc->sc_flags))
  255. return -EIO;
  256. r = ath_reset_internal(sc, hchan);
  257. return r;
  258. }
  259. static void ath_node_attach(struct ath_softc *sc, struct ieee80211_sta *sta,
  260. struct ieee80211_vif *vif)
  261. {
  262. struct ath_node *an;
  263. an = (struct ath_node *)sta->drv_priv;
  264. an->sc = sc;
  265. an->sta = sta;
  266. an->vif = vif;
  267. ath_tx_node_init(sc, an);
  268. if (sta->ht_cap.ht_supported) {
  269. an->maxampdu = 1 << (IEEE80211_HT_MAX_AMPDU_FACTOR +
  270. sta->ht_cap.ampdu_factor);
  271. an->mpdudensity = ath9k_parse_mpdudensity(sta->ht_cap.ampdu_density);
  272. }
  273. }
  274. static void ath_node_detach(struct ath_softc *sc, struct ieee80211_sta *sta)
  275. {
  276. struct ath_node *an = (struct ath_node *)sta->drv_priv;
  277. ath_tx_node_cleanup(sc, an);
  278. }
  279. void ath9k_tasklet(unsigned long data)
  280. {
  281. struct ath_softc *sc = (struct ath_softc *)data;
  282. struct ath_hw *ah = sc->sc_ah;
  283. struct ath_common *common = ath9k_hw_common(ah);
  284. enum ath_reset_type type;
  285. unsigned long flags;
  286. u32 status = sc->intrstatus;
  287. u32 rxmask;
  288. ath9k_ps_wakeup(sc);
  289. spin_lock(&sc->sc_pcu_lock);
  290. if ((status & ATH9K_INT_FATAL) ||
  291. (status & ATH9K_INT_BB_WATCHDOG)) {
  292. if (status & ATH9K_INT_FATAL)
  293. type = RESET_TYPE_FATAL_INT;
  294. else
  295. type = RESET_TYPE_BB_WATCHDOG;
  296. ath9k_queue_reset(sc, type);
  297. goto out;
  298. }
  299. spin_lock_irqsave(&sc->sc_pm_lock, flags);
  300. if ((status & ATH9K_INT_TSFOOR) && sc->ps_enabled) {
  301. /*
  302. * TSF sync does not look correct; remain awake to sync with
  303. * the next Beacon.
  304. */
  305. ath_dbg(common, PS, "TSFOOR - Sync with next Beacon\n");
  306. sc->ps_flags |= PS_WAIT_FOR_BEACON | PS_BEACON_SYNC;
  307. }
  308. spin_unlock_irqrestore(&sc->sc_pm_lock, flags);
  309. if (ah->caps.hw_caps & ATH9K_HW_CAP_EDMA)
  310. rxmask = (ATH9K_INT_RXHP | ATH9K_INT_RXLP | ATH9K_INT_RXEOL |
  311. ATH9K_INT_RXORN);
  312. else
  313. rxmask = (ATH9K_INT_RX | ATH9K_INT_RXEOL | ATH9K_INT_RXORN);
  314. if (status & rxmask) {
  315. /* Check for high priority Rx first */
  316. if ((ah->caps.hw_caps & ATH9K_HW_CAP_EDMA) &&
  317. (status & ATH9K_INT_RXHP))
  318. ath_rx_tasklet(sc, 0, true);
  319. ath_rx_tasklet(sc, 0, false);
  320. }
  321. if (status & ATH9K_INT_TX) {
  322. if (ah->caps.hw_caps & ATH9K_HW_CAP_EDMA)
  323. ath_tx_edma_tasklet(sc);
  324. else
  325. ath_tx_tasklet(sc);
  326. }
  327. ath9k_btcoex_handle_interrupt(sc, status);
  328. out:
  329. /* re-enable hardware interrupt */
  330. ath9k_hw_enable_interrupts(ah);
  331. spin_unlock(&sc->sc_pcu_lock);
  332. ath9k_ps_restore(sc);
  333. }
  334. irqreturn_t ath_isr(int irq, void *dev)
  335. {
  336. #define SCHED_INTR ( \
  337. ATH9K_INT_FATAL | \
  338. ATH9K_INT_BB_WATCHDOG | \
  339. ATH9K_INT_RXORN | \
  340. ATH9K_INT_RXEOL | \
  341. ATH9K_INT_RX | \
  342. ATH9K_INT_RXLP | \
  343. ATH9K_INT_RXHP | \
  344. ATH9K_INT_TX | \
  345. ATH9K_INT_BMISS | \
  346. ATH9K_INT_CST | \
  347. ATH9K_INT_TSFOOR | \
  348. ATH9K_INT_GENTIMER | \
  349. ATH9K_INT_MCI)
  350. struct ath_softc *sc = dev;
  351. struct ath_hw *ah = sc->sc_ah;
  352. struct ath_common *common = ath9k_hw_common(ah);
  353. enum ath9k_int status;
  354. bool sched = false;
  355. /*
  356. * The hardware is not ready/present, don't
  357. * touch anything. Note this can happen early
  358. * on if the IRQ is shared.
  359. */
  360. if (test_bit(SC_OP_INVALID, &sc->sc_flags))
  361. return IRQ_NONE;
  362. /* shared irq, not for us */
  363. if (!ath9k_hw_intrpend(ah))
  364. return IRQ_NONE;
  365. if (test_bit(SC_OP_HW_RESET, &sc->sc_flags)) {
  366. ath9k_hw_kill_interrupts(ah);
  367. return IRQ_HANDLED;
  368. }
  369. /*
  370. * Figure out the reason(s) for the interrupt. Note
  371. * that the hal returns a pseudo-ISR that may include
  372. * bits we haven't explicitly enabled so we mask the
  373. * value to insure we only process bits we requested.
  374. */
  375. ath9k_hw_getisr(ah, &status); /* NB: clears ISR too */
  376. status &= ah->imask; /* discard unasked-for bits */
  377. /*
  378. * If there are no status bits set, then this interrupt was not
  379. * for me (should have been caught above).
  380. */
  381. if (!status)
  382. return IRQ_NONE;
  383. /* Cache the status */
  384. sc->intrstatus = status;
  385. if (status & SCHED_INTR)
  386. sched = true;
  387. /*
  388. * If a FATAL or RXORN interrupt is received, we have to reset the
  389. * chip immediately.
  390. */
  391. if ((status & ATH9K_INT_FATAL) || ((status & ATH9K_INT_RXORN) &&
  392. !(ah->caps.hw_caps & ATH9K_HW_CAP_EDMA)))
  393. goto chip_reset;
  394. if ((ah->caps.hw_caps & ATH9K_HW_CAP_EDMA) &&
  395. (status & ATH9K_INT_BB_WATCHDOG)) {
  396. spin_lock(&common->cc_lock);
  397. ath_hw_cycle_counters_update(common);
  398. ar9003_hw_bb_watchdog_dbg_info(ah);
  399. spin_unlock(&common->cc_lock);
  400. goto chip_reset;
  401. }
  402. #ifdef CONFIG_PM_SLEEP
  403. if (status & ATH9K_INT_BMISS) {
  404. if (atomic_read(&sc->wow_sleep_proc_intr) == 0) {
  405. ath_dbg(common, ANY, "during WoW we got a BMISS\n");
  406. atomic_inc(&sc->wow_got_bmiss_intr);
  407. atomic_dec(&sc->wow_sleep_proc_intr);
  408. }
  409. }
  410. #endif
  411. if (status & ATH9K_INT_SWBA)
  412. tasklet_schedule(&sc->bcon_tasklet);
  413. if (status & ATH9K_INT_TXURN)
  414. ath9k_hw_updatetxtriglevel(ah, true);
  415. if (status & ATH9K_INT_RXEOL) {
  416. ah->imask &= ~(ATH9K_INT_RXEOL | ATH9K_INT_RXORN);
  417. ath9k_hw_set_interrupts(ah);
  418. }
  419. if (!(ah->caps.hw_caps & ATH9K_HW_CAP_AUTOSLEEP))
  420. if (status & ATH9K_INT_TIM_TIMER) {
  421. if (ATH_DBG_WARN_ON_ONCE(sc->ps_idle))
  422. goto chip_reset;
  423. /* Clear RxAbort bit so that we can
  424. * receive frames */
  425. ath9k_setpower(sc, ATH9K_PM_AWAKE);
  426. spin_lock(&sc->sc_pm_lock);
  427. ath9k_hw_setrxabort(sc->sc_ah, 0);
  428. sc->ps_flags |= PS_WAIT_FOR_BEACON;
  429. spin_unlock(&sc->sc_pm_lock);
  430. }
  431. chip_reset:
  432. ath_debug_stat_interrupt(sc, status);
  433. if (sched) {
  434. /* turn off every interrupt */
  435. ath9k_hw_disable_interrupts(ah);
  436. tasklet_schedule(&sc->intr_tq);
  437. }
  438. return IRQ_HANDLED;
  439. #undef SCHED_INTR
  440. }
  441. static int ath_reset(struct ath_softc *sc)
  442. {
  443. int i, r;
  444. ath9k_ps_wakeup(sc);
  445. r = ath_reset_internal(sc, NULL);
  446. for (i = 0; i < ATH9K_NUM_TX_QUEUES; i++) {
  447. if (!ATH_TXQ_SETUP(sc, i))
  448. continue;
  449. spin_lock_bh(&sc->tx.txq[i].axq_lock);
  450. ath_txq_schedule(sc, &sc->tx.txq[i]);
  451. spin_unlock_bh(&sc->tx.txq[i].axq_lock);
  452. }
  453. ath9k_ps_restore(sc);
  454. return r;
  455. }
  456. void ath9k_queue_reset(struct ath_softc *sc, enum ath_reset_type type)
  457. {
  458. #ifdef CONFIG_ATH9K_DEBUGFS
  459. RESET_STAT_INC(sc, type);
  460. #endif
  461. set_bit(SC_OP_HW_RESET, &sc->sc_flags);
  462. ieee80211_queue_work(sc->hw, &sc->hw_reset_work);
  463. }
  464. void ath_reset_work(struct work_struct *work)
  465. {
  466. struct ath_softc *sc = container_of(work, struct ath_softc, hw_reset_work);
  467. ath_reset(sc);
  468. }
  469. /**********************/
  470. /* mac80211 callbacks */
  471. /**********************/
  472. static int ath9k_start(struct ieee80211_hw *hw)
  473. {
  474. struct ath_softc *sc = hw->priv;
  475. struct ath_hw *ah = sc->sc_ah;
  476. struct ath_common *common = ath9k_hw_common(ah);
  477. struct ieee80211_channel *curchan = hw->conf.channel;
  478. struct ath9k_channel *init_channel;
  479. int r;
  480. ath_dbg(common, CONFIG,
  481. "Starting driver with initial channel: %d MHz\n",
  482. curchan->center_freq);
  483. ath9k_ps_wakeup(sc);
  484. mutex_lock(&sc->mutex);
  485. init_channel = ath9k_cmn_get_curchannel(hw, ah);
  486. /* Reset SERDES registers */
  487. ath9k_hw_configpcipowersave(ah, false);
  488. /*
  489. * The basic interface to setting the hardware in a good
  490. * state is ``reset''. On return the hardware is known to
  491. * be powered up and with interrupts disabled. This must
  492. * be followed by initialization of the appropriate bits
  493. * and then setup of the interrupt mask.
  494. */
  495. spin_lock_bh(&sc->sc_pcu_lock);
  496. atomic_set(&ah->intr_ref_cnt, -1);
  497. r = ath9k_hw_reset(ah, init_channel, ah->caldata, false);
  498. if (r) {
  499. ath_err(common,
  500. "Unable to reset hardware; reset status %d (freq %u MHz)\n",
  501. r, curchan->center_freq);
  502. ah->reset_power_on = false;
  503. }
  504. /* Setup our intr mask. */
  505. ah->imask = ATH9K_INT_TX | ATH9K_INT_RXEOL |
  506. ATH9K_INT_RXORN | ATH9K_INT_FATAL |
  507. ATH9K_INT_GLOBAL;
  508. if (ah->caps.hw_caps & ATH9K_HW_CAP_EDMA)
  509. ah->imask |= ATH9K_INT_RXHP |
  510. ATH9K_INT_RXLP |
  511. ATH9K_INT_BB_WATCHDOG;
  512. else
  513. ah->imask |= ATH9K_INT_RX;
  514. ah->imask |= ATH9K_INT_GTT;
  515. if (ah->caps.hw_caps & ATH9K_HW_CAP_HT)
  516. ah->imask |= ATH9K_INT_CST;
  517. ath_mci_enable(sc);
  518. clear_bit(SC_OP_INVALID, &sc->sc_flags);
  519. sc->sc_ah->is_monitoring = false;
  520. if (!ath_complete_reset(sc, false))
  521. ah->reset_power_on = false;
  522. if (ah->led_pin >= 0) {
  523. ath9k_hw_cfg_output(ah, ah->led_pin,
  524. AR_GPIO_OUTPUT_MUX_AS_OUTPUT);
  525. ath9k_hw_set_gpio(ah, ah->led_pin, 0);
  526. }
  527. /*
  528. * Reset key cache to sane defaults (all entries cleared) instead of
  529. * semi-random values after suspend/resume.
  530. */
  531. ath9k_cmn_init_crypto(sc->sc_ah);
  532. spin_unlock_bh(&sc->sc_pcu_lock);
  533. mutex_unlock(&sc->mutex);
  534. ath9k_ps_restore(sc);
  535. return 0;
  536. }
  537. static void ath9k_tx(struct ieee80211_hw *hw,
  538. struct ieee80211_tx_control *control,
  539. struct sk_buff *skb)
  540. {
  541. struct ath_softc *sc = hw->priv;
  542. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  543. struct ath_tx_control txctl;
  544. struct ieee80211_hdr *hdr = (struct ieee80211_hdr *) skb->data;
  545. unsigned long flags;
  546. if (sc->ps_enabled) {
  547. /*
  548. * mac80211 does not set PM field for normal data frames, so we
  549. * need to update that based on the current PS mode.
  550. */
  551. if (ieee80211_is_data(hdr->frame_control) &&
  552. !ieee80211_is_nullfunc(hdr->frame_control) &&
  553. !ieee80211_has_pm(hdr->frame_control)) {
  554. ath_dbg(common, PS,
  555. "Add PM=1 for a TX frame while in PS mode\n");
  556. hdr->frame_control |= cpu_to_le16(IEEE80211_FCTL_PM);
  557. }
  558. }
  559. if (unlikely(sc->sc_ah->power_mode == ATH9K_PM_NETWORK_SLEEP)) {
  560. /*
  561. * We are using PS-Poll and mac80211 can request TX while in
  562. * power save mode. Need to wake up hardware for the TX to be
  563. * completed and if needed, also for RX of buffered frames.
  564. */
  565. ath9k_ps_wakeup(sc);
  566. spin_lock_irqsave(&sc->sc_pm_lock, flags);
  567. if (!(sc->sc_ah->caps.hw_caps & ATH9K_HW_CAP_AUTOSLEEP))
  568. ath9k_hw_setrxabort(sc->sc_ah, 0);
  569. if (ieee80211_is_pspoll(hdr->frame_control)) {
  570. ath_dbg(common, PS,
  571. "Sending PS-Poll to pick a buffered frame\n");
  572. sc->ps_flags |= PS_WAIT_FOR_PSPOLL_DATA;
  573. } else {
  574. ath_dbg(common, PS, "Wake up to complete TX\n");
  575. sc->ps_flags |= PS_WAIT_FOR_TX_ACK;
  576. }
  577. /*
  578. * The actual restore operation will happen only after
  579. * the ps_flags bit is cleared. We are just dropping
  580. * the ps_usecount here.
  581. */
  582. spin_unlock_irqrestore(&sc->sc_pm_lock, flags);
  583. ath9k_ps_restore(sc);
  584. }
  585. /*
  586. * Cannot tx while the hardware is in full sleep, it first needs a full
  587. * chip reset to recover from that
  588. */
  589. if (unlikely(sc->sc_ah->power_mode == ATH9K_PM_FULL_SLEEP)) {
  590. ath_err(common, "TX while HW is in FULL_SLEEP mode\n");
  591. goto exit;
  592. }
  593. memset(&txctl, 0, sizeof(struct ath_tx_control));
  594. txctl.txq = sc->tx.txq_map[skb_get_queue_mapping(skb)];
  595. txctl.sta = control->sta;
  596. ath_dbg(common, XMIT, "transmitting packet, skb: %p\n", skb);
  597. if (ath_tx_start(hw, skb, &txctl) != 0) {
  598. ath_dbg(common, XMIT, "TX failed\n");
  599. TX_STAT_INC(txctl.txq->axq_qnum, txfailed);
  600. goto exit;
  601. }
  602. return;
  603. exit:
  604. ieee80211_free_txskb(hw, skb);
  605. }
  606. static void ath9k_stop(struct ieee80211_hw *hw)
  607. {
  608. struct ath_softc *sc = hw->priv;
  609. struct ath_hw *ah = sc->sc_ah;
  610. struct ath_common *common = ath9k_hw_common(ah);
  611. bool prev_idle;
  612. mutex_lock(&sc->mutex);
  613. ath_cancel_work(sc);
  614. del_timer_sync(&sc->rx_poll_timer);
  615. if (test_bit(SC_OP_INVALID, &sc->sc_flags)) {
  616. ath_dbg(common, ANY, "Device not present\n");
  617. mutex_unlock(&sc->mutex);
  618. return;
  619. }
  620. /* Ensure HW is awake when we try to shut it down. */
  621. ath9k_ps_wakeup(sc);
  622. spin_lock_bh(&sc->sc_pcu_lock);
  623. /* prevent tasklets to enable interrupts once we disable them */
  624. ah->imask &= ~ATH9K_INT_GLOBAL;
  625. /* make sure h/w will not generate any interrupt
  626. * before setting the invalid flag. */
  627. ath9k_hw_disable_interrupts(ah);
  628. spin_unlock_bh(&sc->sc_pcu_lock);
  629. /* we can now sync irq and kill any running tasklets, since we already
  630. * disabled interrupts and not holding a spin lock */
  631. synchronize_irq(sc->irq);
  632. tasklet_kill(&sc->intr_tq);
  633. tasklet_kill(&sc->bcon_tasklet);
  634. prev_idle = sc->ps_idle;
  635. sc->ps_idle = true;
  636. spin_lock_bh(&sc->sc_pcu_lock);
  637. if (ah->led_pin >= 0) {
  638. ath9k_hw_set_gpio(ah, ah->led_pin, 1);
  639. ath9k_hw_cfg_gpio_input(ah, ah->led_pin);
  640. }
  641. ath_prepare_reset(sc);
  642. if (sc->rx.frag) {
  643. dev_kfree_skb_any(sc->rx.frag);
  644. sc->rx.frag = NULL;
  645. }
  646. if (!ah->curchan)
  647. ah->curchan = ath9k_cmn_get_curchannel(hw, ah);
  648. ath9k_hw_reset(ah, ah->curchan, ah->caldata, false);
  649. ath9k_hw_phy_disable(ah);
  650. ath9k_hw_configpcipowersave(ah, true);
  651. spin_unlock_bh(&sc->sc_pcu_lock);
  652. ath9k_ps_restore(sc);
  653. set_bit(SC_OP_INVALID, &sc->sc_flags);
  654. sc->ps_idle = prev_idle;
  655. mutex_unlock(&sc->mutex);
  656. ath_dbg(common, CONFIG, "Driver halt\n");
  657. }
  658. bool ath9k_uses_beacons(int type)
  659. {
  660. switch (type) {
  661. case NL80211_IFTYPE_AP:
  662. case NL80211_IFTYPE_ADHOC:
  663. case NL80211_IFTYPE_MESH_POINT:
  664. return true;
  665. default:
  666. return false;
  667. }
  668. }
  669. static void ath9k_vif_iter(void *data, u8 *mac, struct ieee80211_vif *vif)
  670. {
  671. struct ath9k_vif_iter_data *iter_data = data;
  672. int i;
  673. if (iter_data->hw_macaddr)
  674. for (i = 0; i < ETH_ALEN; i++)
  675. iter_data->mask[i] &=
  676. ~(iter_data->hw_macaddr[i] ^ mac[i]);
  677. switch (vif->type) {
  678. case NL80211_IFTYPE_AP:
  679. iter_data->naps++;
  680. break;
  681. case NL80211_IFTYPE_STATION:
  682. iter_data->nstations++;
  683. break;
  684. case NL80211_IFTYPE_ADHOC:
  685. iter_data->nadhocs++;
  686. break;
  687. case NL80211_IFTYPE_MESH_POINT:
  688. iter_data->nmeshes++;
  689. break;
  690. case NL80211_IFTYPE_WDS:
  691. iter_data->nwds++;
  692. break;
  693. default:
  694. break;
  695. }
  696. }
  697. static void ath9k_sta_vif_iter(void *data, u8 *mac, struct ieee80211_vif *vif)
  698. {
  699. struct ath_softc *sc = data;
  700. struct ath_vif *avp = (void *)vif->drv_priv;
  701. if (vif->type != NL80211_IFTYPE_STATION)
  702. return;
  703. if (avp->primary_sta_vif)
  704. ath9k_set_assoc_state(sc, vif);
  705. }
  706. /* Called with sc->mutex held. */
  707. void ath9k_calculate_iter_data(struct ieee80211_hw *hw,
  708. struct ieee80211_vif *vif,
  709. struct ath9k_vif_iter_data *iter_data)
  710. {
  711. struct ath_softc *sc = hw->priv;
  712. struct ath_hw *ah = sc->sc_ah;
  713. struct ath_common *common = ath9k_hw_common(ah);
  714. /*
  715. * Use the hardware MAC address as reference, the hardware uses it
  716. * together with the BSSID mask when matching addresses.
  717. */
  718. memset(iter_data, 0, sizeof(*iter_data));
  719. iter_data->hw_macaddr = common->macaddr;
  720. memset(&iter_data->mask, 0xff, ETH_ALEN);
  721. if (vif)
  722. ath9k_vif_iter(iter_data, vif->addr, vif);
  723. /* Get list of all active MAC addresses */
  724. ieee80211_iterate_active_interfaces_atomic(
  725. sc->hw, IEEE80211_IFACE_ITER_RESUME_ALL,
  726. ath9k_vif_iter, iter_data);
  727. }
  728. /* Called with sc->mutex held. */
  729. static void ath9k_calculate_summary_state(struct ieee80211_hw *hw,
  730. struct ieee80211_vif *vif)
  731. {
  732. struct ath_softc *sc = hw->priv;
  733. struct ath_hw *ah = sc->sc_ah;
  734. struct ath_common *common = ath9k_hw_common(ah);
  735. struct ath9k_vif_iter_data iter_data;
  736. enum nl80211_iftype old_opmode = ah->opmode;
  737. ath9k_calculate_iter_data(hw, vif, &iter_data);
  738. memcpy(common->bssidmask, iter_data.mask, ETH_ALEN);
  739. ath_hw_setbssidmask(common);
  740. if (iter_data.naps > 0) {
  741. ath9k_hw_set_tsfadjust(ah, true);
  742. ah->opmode = NL80211_IFTYPE_AP;
  743. } else {
  744. ath9k_hw_set_tsfadjust(ah, false);
  745. if (iter_data.nmeshes)
  746. ah->opmode = NL80211_IFTYPE_MESH_POINT;
  747. else if (iter_data.nwds)
  748. ah->opmode = NL80211_IFTYPE_AP;
  749. else if (iter_data.nadhocs)
  750. ah->opmode = NL80211_IFTYPE_ADHOC;
  751. else
  752. ah->opmode = NL80211_IFTYPE_STATION;
  753. }
  754. ath9k_hw_setopmode(ah);
  755. if ((iter_data.nstations + iter_data.nadhocs + iter_data.nmeshes) > 0)
  756. ah->imask |= ATH9K_INT_TSFOOR;
  757. else
  758. ah->imask &= ~ATH9K_INT_TSFOOR;
  759. ath9k_hw_set_interrupts(ah);
  760. /*
  761. * If we are changing the opmode to STATION,
  762. * a beacon sync needs to be done.
  763. */
  764. if (ah->opmode == NL80211_IFTYPE_STATION &&
  765. old_opmode == NL80211_IFTYPE_AP &&
  766. test_bit(SC_OP_PRIM_STA_VIF, &sc->sc_flags)) {
  767. ieee80211_iterate_active_interfaces_atomic(
  768. sc->hw, IEEE80211_IFACE_ITER_RESUME_ALL,
  769. ath9k_sta_vif_iter, sc);
  770. }
  771. }
  772. static int ath9k_add_interface(struct ieee80211_hw *hw,
  773. struct ieee80211_vif *vif)
  774. {
  775. struct ath_softc *sc = hw->priv;
  776. struct ath_hw *ah = sc->sc_ah;
  777. struct ath_common *common = ath9k_hw_common(ah);
  778. mutex_lock(&sc->mutex);
  779. ath_dbg(common, CONFIG, "Attach a VIF of type: %d\n", vif->type);
  780. sc->nvifs++;
  781. ath9k_ps_wakeup(sc);
  782. ath9k_calculate_summary_state(hw, vif);
  783. ath9k_ps_restore(sc);
  784. if (ath9k_uses_beacons(vif->type))
  785. ath9k_beacon_assign_slot(sc, vif);
  786. mutex_unlock(&sc->mutex);
  787. return 0;
  788. }
  789. static int ath9k_change_interface(struct ieee80211_hw *hw,
  790. struct ieee80211_vif *vif,
  791. enum nl80211_iftype new_type,
  792. bool p2p)
  793. {
  794. struct ath_softc *sc = hw->priv;
  795. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  796. ath_dbg(common, CONFIG, "Change Interface\n");
  797. mutex_lock(&sc->mutex);
  798. if (ath9k_uses_beacons(vif->type))
  799. ath9k_beacon_remove_slot(sc, vif);
  800. vif->type = new_type;
  801. vif->p2p = p2p;
  802. ath9k_ps_wakeup(sc);
  803. ath9k_calculate_summary_state(hw, vif);
  804. ath9k_ps_restore(sc);
  805. if (ath9k_uses_beacons(vif->type))
  806. ath9k_beacon_assign_slot(sc, vif);
  807. mutex_unlock(&sc->mutex);
  808. return 0;
  809. }
  810. static void ath9k_remove_interface(struct ieee80211_hw *hw,
  811. struct ieee80211_vif *vif)
  812. {
  813. struct ath_softc *sc = hw->priv;
  814. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  815. ath_dbg(common, CONFIG, "Detach Interface\n");
  816. mutex_lock(&sc->mutex);
  817. sc->nvifs--;
  818. if (ath9k_uses_beacons(vif->type))
  819. ath9k_beacon_remove_slot(sc, vif);
  820. ath9k_ps_wakeup(sc);
  821. ath9k_calculate_summary_state(hw, NULL);
  822. ath9k_ps_restore(sc);
  823. mutex_unlock(&sc->mutex);
  824. }
  825. static void ath9k_enable_ps(struct ath_softc *sc)
  826. {
  827. struct ath_hw *ah = sc->sc_ah;
  828. struct ath_common *common = ath9k_hw_common(ah);
  829. sc->ps_enabled = true;
  830. if (!(ah->caps.hw_caps & ATH9K_HW_CAP_AUTOSLEEP)) {
  831. if ((ah->imask & ATH9K_INT_TIM_TIMER) == 0) {
  832. ah->imask |= ATH9K_INT_TIM_TIMER;
  833. ath9k_hw_set_interrupts(ah);
  834. }
  835. ath9k_hw_setrxabort(ah, 1);
  836. }
  837. ath_dbg(common, PS, "PowerSave enabled\n");
  838. }
  839. static void ath9k_disable_ps(struct ath_softc *sc)
  840. {
  841. struct ath_hw *ah = sc->sc_ah;
  842. struct ath_common *common = ath9k_hw_common(ah);
  843. sc->ps_enabled = false;
  844. ath9k_hw_setpower(ah, ATH9K_PM_AWAKE);
  845. if (!(ah->caps.hw_caps & ATH9K_HW_CAP_AUTOSLEEP)) {
  846. ath9k_hw_setrxabort(ah, 0);
  847. sc->ps_flags &= ~(PS_WAIT_FOR_BEACON |
  848. PS_WAIT_FOR_CAB |
  849. PS_WAIT_FOR_PSPOLL_DATA |
  850. PS_WAIT_FOR_TX_ACK);
  851. if (ah->imask & ATH9K_INT_TIM_TIMER) {
  852. ah->imask &= ~ATH9K_INT_TIM_TIMER;
  853. ath9k_hw_set_interrupts(ah);
  854. }
  855. }
  856. ath_dbg(common, PS, "PowerSave disabled\n");
  857. }
  858. void ath9k_spectral_scan_trigger(struct ieee80211_hw *hw)
  859. {
  860. struct ath_softc *sc = hw->priv;
  861. struct ath_hw *ah = sc->sc_ah;
  862. struct ath_common *common = ath9k_hw_common(ah);
  863. u32 rxfilter;
  864. if (!ath9k_hw_ops(ah)->spectral_scan_trigger) {
  865. ath_err(common, "spectrum analyzer not implemented on this hardware\n");
  866. return;
  867. }
  868. ath9k_ps_wakeup(sc);
  869. rxfilter = ath9k_hw_getrxfilter(ah);
  870. ath9k_hw_setrxfilter(ah, rxfilter |
  871. ATH9K_RX_FILTER_PHYRADAR |
  872. ATH9K_RX_FILTER_PHYERR);
  873. /* TODO: usually this should not be neccesary, but for some reason
  874. * (or in some mode?) the trigger must be called after the
  875. * configuration, otherwise the register will have its values reset
  876. * (on my ar9220 to value 0x01002310)
  877. */
  878. ath9k_spectral_scan_config(hw, sc->spectral_mode);
  879. ath9k_hw_ops(ah)->spectral_scan_trigger(ah);
  880. ath9k_ps_restore(sc);
  881. }
  882. int ath9k_spectral_scan_config(struct ieee80211_hw *hw,
  883. enum spectral_mode spectral_mode)
  884. {
  885. struct ath_softc *sc = hw->priv;
  886. struct ath_hw *ah = sc->sc_ah;
  887. struct ath_common *common = ath9k_hw_common(ah);
  888. if (!ath9k_hw_ops(ah)->spectral_scan_trigger) {
  889. ath_err(common, "spectrum analyzer not implemented on this hardware\n");
  890. return -1;
  891. }
  892. switch (spectral_mode) {
  893. case SPECTRAL_DISABLED:
  894. sc->spec_config.enabled = 0;
  895. break;
  896. case SPECTRAL_BACKGROUND:
  897. /* send endless samples.
  898. * TODO: is this really useful for "background"?
  899. */
  900. sc->spec_config.endless = 1;
  901. sc->spec_config.enabled = 1;
  902. break;
  903. case SPECTRAL_CHANSCAN:
  904. case SPECTRAL_MANUAL:
  905. sc->spec_config.endless = 0;
  906. sc->spec_config.enabled = 1;
  907. break;
  908. default:
  909. return -1;
  910. }
  911. ath9k_ps_wakeup(sc);
  912. ath9k_hw_ops(ah)->spectral_scan_config(ah, &sc->spec_config);
  913. ath9k_ps_restore(sc);
  914. sc->spectral_mode = spectral_mode;
  915. return 0;
  916. }
  917. static int ath9k_config(struct ieee80211_hw *hw, u32 changed)
  918. {
  919. struct ath_softc *sc = hw->priv;
  920. struct ath_hw *ah = sc->sc_ah;
  921. struct ath_common *common = ath9k_hw_common(ah);
  922. struct ieee80211_conf *conf = &hw->conf;
  923. bool reset_channel = false;
  924. ath9k_ps_wakeup(sc);
  925. mutex_lock(&sc->mutex);
  926. if (changed & IEEE80211_CONF_CHANGE_IDLE) {
  927. sc->ps_idle = !!(conf->flags & IEEE80211_CONF_IDLE);
  928. if (sc->ps_idle) {
  929. ath_cancel_work(sc);
  930. ath9k_stop_btcoex(sc);
  931. } else {
  932. ath9k_start_btcoex(sc);
  933. /*
  934. * The chip needs a reset to properly wake up from
  935. * full sleep
  936. */
  937. reset_channel = ah->chip_fullsleep;
  938. }
  939. }
  940. /*
  941. * We just prepare to enable PS. We have to wait until our AP has
  942. * ACK'd our null data frame to disable RX otherwise we'll ignore
  943. * those ACKs and end up retransmitting the same null data frames.
  944. * IEEE80211_CONF_CHANGE_PS is only passed by mac80211 for STA mode.
  945. */
  946. if (changed & IEEE80211_CONF_CHANGE_PS) {
  947. unsigned long flags;
  948. spin_lock_irqsave(&sc->sc_pm_lock, flags);
  949. if (conf->flags & IEEE80211_CONF_PS)
  950. ath9k_enable_ps(sc);
  951. else
  952. ath9k_disable_ps(sc);
  953. spin_unlock_irqrestore(&sc->sc_pm_lock, flags);
  954. }
  955. if (changed & IEEE80211_CONF_CHANGE_MONITOR) {
  956. if (conf->flags & IEEE80211_CONF_MONITOR) {
  957. ath_dbg(common, CONFIG, "Monitor mode is enabled\n");
  958. sc->sc_ah->is_monitoring = true;
  959. } else {
  960. ath_dbg(common, CONFIG, "Monitor mode is disabled\n");
  961. sc->sc_ah->is_monitoring = false;
  962. }
  963. }
  964. if ((changed & IEEE80211_CONF_CHANGE_CHANNEL) || reset_channel) {
  965. struct ieee80211_channel *curchan = hw->conf.channel;
  966. int pos = curchan->hw_value;
  967. int old_pos = -1;
  968. unsigned long flags;
  969. if (ah->curchan)
  970. old_pos = ah->curchan - &ah->channels[0];
  971. ath_dbg(common, CONFIG, "Set channel: %d MHz type: %d\n",
  972. curchan->center_freq, conf->channel_type);
  973. /* update survey stats for the old channel before switching */
  974. spin_lock_irqsave(&common->cc_lock, flags);
  975. ath_update_survey_stats(sc);
  976. spin_unlock_irqrestore(&common->cc_lock, flags);
  977. /*
  978. * Preserve the current channel values, before updating
  979. * the same channel
  980. */
  981. if (ah->curchan && (old_pos == pos))
  982. ath9k_hw_getnf(ah, ah->curchan);
  983. ath9k_cmn_update_ichannel(&sc->sc_ah->channels[pos],
  984. curchan, conf->channel_type);
  985. /*
  986. * If the operating channel changes, change the survey in-use flags
  987. * along with it.
  988. * Reset the survey data for the new channel, unless we're switching
  989. * back to the operating channel from an off-channel operation.
  990. */
  991. if (!(hw->conf.flags & IEEE80211_CONF_OFFCHANNEL) &&
  992. sc->cur_survey != &sc->survey[pos]) {
  993. if (sc->cur_survey)
  994. sc->cur_survey->filled &= ~SURVEY_INFO_IN_USE;
  995. sc->cur_survey = &sc->survey[pos];
  996. memset(sc->cur_survey, 0, sizeof(struct survey_info));
  997. sc->cur_survey->filled |= SURVEY_INFO_IN_USE;
  998. } else if (!(sc->survey[pos].filled & SURVEY_INFO_IN_USE)) {
  999. memset(&sc->survey[pos], 0, sizeof(struct survey_info));
  1000. }
  1001. if (ath_set_channel(sc, hw, &sc->sc_ah->channels[pos]) < 0) {
  1002. ath_err(common, "Unable to set channel\n");
  1003. mutex_unlock(&sc->mutex);
  1004. ath9k_ps_restore(sc);
  1005. return -EINVAL;
  1006. }
  1007. /*
  1008. * The most recent snapshot of channel->noisefloor for the old
  1009. * channel is only available after the hardware reset. Copy it to
  1010. * the survey stats now.
  1011. */
  1012. if (old_pos >= 0)
  1013. ath_update_survey_nf(sc, old_pos);
  1014. /* perform spectral scan if requested. */
  1015. if (sc->scanning && sc->spectral_mode == SPECTRAL_CHANSCAN)
  1016. ath9k_spectral_scan_trigger(hw);
  1017. }
  1018. if (changed & IEEE80211_CONF_CHANGE_POWER) {
  1019. ath_dbg(common, CONFIG, "Set power: %d\n", conf->power_level);
  1020. sc->config.txpowlimit = 2 * conf->power_level;
  1021. ath9k_cmn_update_txpow(ah, sc->curtxpow,
  1022. sc->config.txpowlimit, &sc->curtxpow);
  1023. }
  1024. mutex_unlock(&sc->mutex);
  1025. ath9k_ps_restore(sc);
  1026. return 0;
  1027. }
  1028. #define SUPPORTED_FILTERS \
  1029. (FIF_PROMISC_IN_BSS | \
  1030. FIF_ALLMULTI | \
  1031. FIF_CONTROL | \
  1032. FIF_PSPOLL | \
  1033. FIF_OTHER_BSS | \
  1034. FIF_BCN_PRBRESP_PROMISC | \
  1035. FIF_PROBE_REQ | \
  1036. FIF_FCSFAIL)
  1037. /* FIXME: sc->sc_full_reset ? */
  1038. static void ath9k_configure_filter(struct ieee80211_hw *hw,
  1039. unsigned int changed_flags,
  1040. unsigned int *total_flags,
  1041. u64 multicast)
  1042. {
  1043. struct ath_softc *sc = hw->priv;
  1044. u32 rfilt;
  1045. changed_flags &= SUPPORTED_FILTERS;
  1046. *total_flags &= SUPPORTED_FILTERS;
  1047. sc->rx.rxfilter = *total_flags;
  1048. ath9k_ps_wakeup(sc);
  1049. rfilt = ath_calcrxfilter(sc);
  1050. ath9k_hw_setrxfilter(sc->sc_ah, rfilt);
  1051. ath9k_ps_restore(sc);
  1052. ath_dbg(ath9k_hw_common(sc->sc_ah), CONFIG, "Set HW RX filter: 0x%x\n",
  1053. rfilt);
  1054. }
  1055. static int ath9k_sta_add(struct ieee80211_hw *hw,
  1056. struct ieee80211_vif *vif,
  1057. struct ieee80211_sta *sta)
  1058. {
  1059. struct ath_softc *sc = hw->priv;
  1060. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  1061. struct ath_node *an = (struct ath_node *) sta->drv_priv;
  1062. struct ieee80211_key_conf ps_key = { };
  1063. ath_node_attach(sc, sta, vif);
  1064. if (vif->type != NL80211_IFTYPE_AP &&
  1065. vif->type != NL80211_IFTYPE_AP_VLAN)
  1066. return 0;
  1067. an->ps_key = ath_key_config(common, vif, sta, &ps_key);
  1068. return 0;
  1069. }
  1070. static void ath9k_del_ps_key(struct ath_softc *sc,
  1071. struct ieee80211_vif *vif,
  1072. struct ieee80211_sta *sta)
  1073. {
  1074. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  1075. struct ath_node *an = (struct ath_node *) sta->drv_priv;
  1076. struct ieee80211_key_conf ps_key = { .hw_key_idx = an->ps_key };
  1077. if (!an->ps_key)
  1078. return;
  1079. ath_key_delete(common, &ps_key);
  1080. }
  1081. static int ath9k_sta_remove(struct ieee80211_hw *hw,
  1082. struct ieee80211_vif *vif,
  1083. struct ieee80211_sta *sta)
  1084. {
  1085. struct ath_softc *sc = hw->priv;
  1086. ath9k_del_ps_key(sc, vif, sta);
  1087. ath_node_detach(sc, sta);
  1088. return 0;
  1089. }
  1090. static void ath9k_sta_notify(struct ieee80211_hw *hw,
  1091. struct ieee80211_vif *vif,
  1092. enum sta_notify_cmd cmd,
  1093. struct ieee80211_sta *sta)
  1094. {
  1095. struct ath_softc *sc = hw->priv;
  1096. struct ath_node *an = (struct ath_node *) sta->drv_priv;
  1097. if (!sta->ht_cap.ht_supported)
  1098. return;
  1099. switch (cmd) {
  1100. case STA_NOTIFY_SLEEP:
  1101. an->sleeping = true;
  1102. ath_tx_aggr_sleep(sta, sc, an);
  1103. break;
  1104. case STA_NOTIFY_AWAKE:
  1105. an->sleeping = false;
  1106. ath_tx_aggr_wakeup(sc, an);
  1107. break;
  1108. }
  1109. }
  1110. static int ath9k_conf_tx(struct ieee80211_hw *hw,
  1111. struct ieee80211_vif *vif, u16 queue,
  1112. const struct ieee80211_tx_queue_params *params)
  1113. {
  1114. struct ath_softc *sc = hw->priv;
  1115. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  1116. struct ath_txq *txq;
  1117. struct ath9k_tx_queue_info qi;
  1118. int ret = 0;
  1119. if (queue >= IEEE80211_NUM_ACS)
  1120. return 0;
  1121. txq = sc->tx.txq_map[queue];
  1122. ath9k_ps_wakeup(sc);
  1123. mutex_lock(&sc->mutex);
  1124. memset(&qi, 0, sizeof(struct ath9k_tx_queue_info));
  1125. qi.tqi_aifs = params->aifs;
  1126. qi.tqi_cwmin = params->cw_min;
  1127. qi.tqi_cwmax = params->cw_max;
  1128. qi.tqi_burstTime = params->txop * 32;
  1129. ath_dbg(common, CONFIG,
  1130. "Configure tx [queue/halq] [%d/%d], aifs: %d, cw_min: %d, cw_max: %d, txop: %d\n",
  1131. queue, txq->axq_qnum, params->aifs, params->cw_min,
  1132. params->cw_max, params->txop);
  1133. ath_update_max_aggr_framelen(sc, queue, qi.tqi_burstTime);
  1134. ret = ath_txq_update(sc, txq->axq_qnum, &qi);
  1135. if (ret)
  1136. ath_err(common, "TXQ Update failed\n");
  1137. mutex_unlock(&sc->mutex);
  1138. ath9k_ps_restore(sc);
  1139. return ret;
  1140. }
  1141. static int ath9k_set_key(struct ieee80211_hw *hw,
  1142. enum set_key_cmd cmd,
  1143. struct ieee80211_vif *vif,
  1144. struct ieee80211_sta *sta,
  1145. struct ieee80211_key_conf *key)
  1146. {
  1147. struct ath_softc *sc = hw->priv;
  1148. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  1149. int ret = 0;
  1150. if (ath9k_modparam_nohwcrypt)
  1151. return -ENOSPC;
  1152. if ((vif->type == NL80211_IFTYPE_ADHOC ||
  1153. vif->type == NL80211_IFTYPE_MESH_POINT) &&
  1154. (key->cipher == WLAN_CIPHER_SUITE_TKIP ||
  1155. key->cipher == WLAN_CIPHER_SUITE_CCMP) &&
  1156. !(key->flags & IEEE80211_KEY_FLAG_PAIRWISE)) {
  1157. /*
  1158. * For now, disable hw crypto for the RSN IBSS group keys. This
  1159. * could be optimized in the future to use a modified key cache
  1160. * design to support per-STA RX GTK, but until that gets
  1161. * implemented, use of software crypto for group addressed
  1162. * frames is a acceptable to allow RSN IBSS to be used.
  1163. */
  1164. return -EOPNOTSUPP;
  1165. }
  1166. mutex_lock(&sc->mutex);
  1167. ath9k_ps_wakeup(sc);
  1168. ath_dbg(common, CONFIG, "Set HW Key\n");
  1169. switch (cmd) {
  1170. case SET_KEY:
  1171. if (sta)
  1172. ath9k_del_ps_key(sc, vif, sta);
  1173. ret = ath_key_config(common, vif, sta, key);
  1174. if (ret >= 0) {
  1175. key->hw_key_idx = ret;
  1176. /* push IV and Michael MIC generation to stack */
  1177. key->flags |= IEEE80211_KEY_FLAG_GENERATE_IV;
  1178. if (key->cipher == WLAN_CIPHER_SUITE_TKIP)
  1179. key->flags |= IEEE80211_KEY_FLAG_GENERATE_MMIC;
  1180. if (sc->sc_ah->sw_mgmt_crypto &&
  1181. key->cipher == WLAN_CIPHER_SUITE_CCMP)
  1182. key->flags |= IEEE80211_KEY_FLAG_SW_MGMT_TX;
  1183. ret = 0;
  1184. }
  1185. break;
  1186. case DISABLE_KEY:
  1187. ath_key_delete(common, key);
  1188. break;
  1189. default:
  1190. ret = -EINVAL;
  1191. }
  1192. ath9k_ps_restore(sc);
  1193. mutex_unlock(&sc->mutex);
  1194. return ret;
  1195. }
  1196. static void ath9k_set_assoc_state(struct ath_softc *sc,
  1197. struct ieee80211_vif *vif)
  1198. {
  1199. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  1200. struct ath_vif *avp = (void *)vif->drv_priv;
  1201. struct ieee80211_bss_conf *bss_conf = &vif->bss_conf;
  1202. unsigned long flags;
  1203. set_bit(SC_OP_PRIM_STA_VIF, &sc->sc_flags);
  1204. avp->primary_sta_vif = true;
  1205. /*
  1206. * Set the AID, BSSID and do beacon-sync only when
  1207. * the HW opmode is STATION.
  1208. *
  1209. * But the primary bit is set above in any case.
  1210. */
  1211. if (sc->sc_ah->opmode != NL80211_IFTYPE_STATION)
  1212. return;
  1213. memcpy(common->curbssid, bss_conf->bssid, ETH_ALEN);
  1214. common->curaid = bss_conf->aid;
  1215. ath9k_hw_write_associd(sc->sc_ah);
  1216. sc->last_rssi = ATH_RSSI_DUMMY_MARKER;
  1217. sc->sc_ah->stats.avgbrssi = ATH_RSSI_DUMMY_MARKER;
  1218. spin_lock_irqsave(&sc->sc_pm_lock, flags);
  1219. sc->ps_flags |= PS_BEACON_SYNC | PS_WAIT_FOR_BEACON;
  1220. spin_unlock_irqrestore(&sc->sc_pm_lock, flags);
  1221. if (ath9k_hw_mci_is_enabled(sc->sc_ah))
  1222. ath9k_mci_update_wlan_channels(sc, false);
  1223. ath_dbg(common, CONFIG,
  1224. "Primary Station interface: %pM, BSSID: %pM\n",
  1225. vif->addr, common->curbssid);
  1226. }
  1227. static void ath9k_bss_assoc_iter(void *data, u8 *mac, struct ieee80211_vif *vif)
  1228. {
  1229. struct ath_softc *sc = data;
  1230. struct ieee80211_bss_conf *bss_conf = &vif->bss_conf;
  1231. if (test_bit(SC_OP_PRIM_STA_VIF, &sc->sc_flags))
  1232. return;
  1233. if (bss_conf->assoc)
  1234. ath9k_set_assoc_state(sc, vif);
  1235. }
  1236. static void ath9k_bss_info_changed(struct ieee80211_hw *hw,
  1237. struct ieee80211_vif *vif,
  1238. struct ieee80211_bss_conf *bss_conf,
  1239. u32 changed)
  1240. {
  1241. #define CHECK_ANI \
  1242. (BSS_CHANGED_ASSOC | \
  1243. BSS_CHANGED_IBSS | \
  1244. BSS_CHANGED_BEACON_ENABLED)
  1245. struct ath_softc *sc = hw->priv;
  1246. struct ath_hw *ah = sc->sc_ah;
  1247. struct ath_common *common = ath9k_hw_common(ah);
  1248. struct ath_vif *avp = (void *)vif->drv_priv;
  1249. int slottime;
  1250. ath9k_ps_wakeup(sc);
  1251. mutex_lock(&sc->mutex);
  1252. if (changed & BSS_CHANGED_ASSOC) {
  1253. ath_dbg(common, CONFIG, "BSSID %pM Changed ASSOC %d\n",
  1254. bss_conf->bssid, bss_conf->assoc);
  1255. if (avp->primary_sta_vif && !bss_conf->assoc) {
  1256. clear_bit(SC_OP_PRIM_STA_VIF, &sc->sc_flags);
  1257. avp->primary_sta_vif = false;
  1258. if (ah->opmode == NL80211_IFTYPE_STATION)
  1259. clear_bit(SC_OP_BEACONS, &sc->sc_flags);
  1260. }
  1261. ieee80211_iterate_active_interfaces_atomic(
  1262. sc->hw, IEEE80211_IFACE_ITER_RESUME_ALL,
  1263. ath9k_bss_assoc_iter, sc);
  1264. if (!test_bit(SC_OP_PRIM_STA_VIF, &sc->sc_flags) &&
  1265. ah->opmode == NL80211_IFTYPE_STATION) {
  1266. memset(common->curbssid, 0, ETH_ALEN);
  1267. common->curaid = 0;
  1268. ath9k_hw_write_associd(sc->sc_ah);
  1269. if (ath9k_hw_mci_is_enabled(sc->sc_ah))
  1270. ath9k_mci_update_wlan_channels(sc, true);
  1271. }
  1272. }
  1273. if (changed & BSS_CHANGED_IBSS) {
  1274. memcpy(common->curbssid, bss_conf->bssid, ETH_ALEN);
  1275. common->curaid = bss_conf->aid;
  1276. ath9k_hw_write_associd(sc->sc_ah);
  1277. }
  1278. if ((changed & BSS_CHANGED_BEACON_ENABLED) ||
  1279. (changed & BSS_CHANGED_BEACON_INT)) {
  1280. if (ah->opmode == NL80211_IFTYPE_AP &&
  1281. bss_conf->enable_beacon)
  1282. ath9k_set_tsfadjust(sc, vif);
  1283. if (ath9k_allow_beacon_config(sc, vif))
  1284. ath9k_beacon_config(sc, vif, changed);
  1285. }
  1286. if (changed & BSS_CHANGED_ERP_SLOT) {
  1287. if (bss_conf->use_short_slot)
  1288. slottime = 9;
  1289. else
  1290. slottime = 20;
  1291. if (vif->type == NL80211_IFTYPE_AP) {
  1292. /*
  1293. * Defer update, so that connected stations can adjust
  1294. * their settings at the same time.
  1295. * See beacon.c for more details
  1296. */
  1297. sc->beacon.slottime = slottime;
  1298. sc->beacon.updateslot = UPDATE;
  1299. } else {
  1300. ah->slottime = slottime;
  1301. ath9k_hw_init_global_settings(ah);
  1302. }
  1303. }
  1304. if (changed & CHECK_ANI)
  1305. ath_check_ani(sc);
  1306. mutex_unlock(&sc->mutex);
  1307. ath9k_ps_restore(sc);
  1308. #undef CHECK_ANI
  1309. }
  1310. static u64 ath9k_get_tsf(struct ieee80211_hw *hw, struct ieee80211_vif *vif)
  1311. {
  1312. struct ath_softc *sc = hw->priv;
  1313. u64 tsf;
  1314. mutex_lock(&sc->mutex);
  1315. ath9k_ps_wakeup(sc);
  1316. tsf = ath9k_hw_gettsf64(sc->sc_ah);
  1317. ath9k_ps_restore(sc);
  1318. mutex_unlock(&sc->mutex);
  1319. return tsf;
  1320. }
  1321. static void ath9k_set_tsf(struct ieee80211_hw *hw,
  1322. struct ieee80211_vif *vif,
  1323. u64 tsf)
  1324. {
  1325. struct ath_softc *sc = hw->priv;
  1326. mutex_lock(&sc->mutex);
  1327. ath9k_ps_wakeup(sc);
  1328. ath9k_hw_settsf64(sc->sc_ah, tsf);
  1329. ath9k_ps_restore(sc);
  1330. mutex_unlock(&sc->mutex);
  1331. }
  1332. static void ath9k_reset_tsf(struct ieee80211_hw *hw, struct ieee80211_vif *vif)
  1333. {
  1334. struct ath_softc *sc = hw->priv;
  1335. mutex_lock(&sc->mutex);
  1336. ath9k_ps_wakeup(sc);
  1337. ath9k_hw_reset_tsf(sc->sc_ah);
  1338. ath9k_ps_restore(sc);
  1339. mutex_unlock(&sc->mutex);
  1340. }
  1341. static int ath9k_ampdu_action(struct ieee80211_hw *hw,
  1342. struct ieee80211_vif *vif,
  1343. enum ieee80211_ampdu_mlme_action action,
  1344. struct ieee80211_sta *sta,
  1345. u16 tid, u16 *ssn, u8 buf_size)
  1346. {
  1347. struct ath_softc *sc = hw->priv;
  1348. int ret = 0;
  1349. local_bh_disable();
  1350. switch (action) {
  1351. case IEEE80211_AMPDU_RX_START:
  1352. break;
  1353. case IEEE80211_AMPDU_RX_STOP:
  1354. break;
  1355. case IEEE80211_AMPDU_TX_START:
  1356. ath9k_ps_wakeup(sc);
  1357. ret = ath_tx_aggr_start(sc, sta, tid, ssn);
  1358. if (!ret)
  1359. ieee80211_start_tx_ba_cb_irqsafe(vif, sta->addr, tid);
  1360. ath9k_ps_restore(sc);
  1361. break;
  1362. case IEEE80211_AMPDU_TX_STOP_CONT:
  1363. case IEEE80211_AMPDU_TX_STOP_FLUSH:
  1364. case IEEE80211_AMPDU_TX_STOP_FLUSH_CONT:
  1365. ath9k_ps_wakeup(sc);
  1366. ath_tx_aggr_stop(sc, sta, tid);
  1367. ieee80211_stop_tx_ba_cb_irqsafe(vif, sta->addr, tid);
  1368. ath9k_ps_restore(sc);
  1369. break;
  1370. case IEEE80211_AMPDU_TX_OPERATIONAL:
  1371. ath9k_ps_wakeup(sc);
  1372. ath_tx_aggr_resume(sc, sta, tid);
  1373. ath9k_ps_restore(sc);
  1374. break;
  1375. default:
  1376. ath_err(ath9k_hw_common(sc->sc_ah), "Unknown AMPDU action\n");
  1377. }
  1378. local_bh_enable();
  1379. return ret;
  1380. }
  1381. static int ath9k_get_survey(struct ieee80211_hw *hw, int idx,
  1382. struct survey_info *survey)
  1383. {
  1384. struct ath_softc *sc = hw->priv;
  1385. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  1386. struct ieee80211_supported_band *sband;
  1387. struct ieee80211_channel *chan;
  1388. unsigned long flags;
  1389. int pos;
  1390. spin_lock_irqsave(&common->cc_lock, flags);
  1391. if (idx == 0)
  1392. ath_update_survey_stats(sc);
  1393. sband = hw->wiphy->bands[IEEE80211_BAND_2GHZ];
  1394. if (sband && idx >= sband->n_channels) {
  1395. idx -= sband->n_channels;
  1396. sband = NULL;
  1397. }
  1398. if (!sband)
  1399. sband = hw->wiphy->bands[IEEE80211_BAND_5GHZ];
  1400. if (!sband || idx >= sband->n_channels) {
  1401. spin_unlock_irqrestore(&common->cc_lock, flags);
  1402. return -ENOENT;
  1403. }
  1404. chan = &sband->channels[idx];
  1405. pos = chan->hw_value;
  1406. memcpy(survey, &sc->survey[pos], sizeof(*survey));
  1407. survey->channel = chan;
  1408. spin_unlock_irqrestore(&common->cc_lock, flags);
  1409. return 0;
  1410. }
  1411. static void ath9k_set_coverage_class(struct ieee80211_hw *hw, u8 coverage_class)
  1412. {
  1413. struct ath_softc *sc = hw->priv;
  1414. struct ath_hw *ah = sc->sc_ah;
  1415. mutex_lock(&sc->mutex);
  1416. ah->coverage_class = coverage_class;
  1417. ath9k_ps_wakeup(sc);
  1418. ath9k_hw_init_global_settings(ah);
  1419. ath9k_ps_restore(sc);
  1420. mutex_unlock(&sc->mutex);
  1421. }
  1422. static void ath9k_flush(struct ieee80211_hw *hw, bool drop)
  1423. {
  1424. struct ath_softc *sc = hw->priv;
  1425. struct ath_hw *ah = sc->sc_ah;
  1426. struct ath_common *common = ath9k_hw_common(ah);
  1427. int timeout = 200; /* ms */
  1428. int i, j;
  1429. bool drain_txq;
  1430. mutex_lock(&sc->mutex);
  1431. cancel_delayed_work_sync(&sc->tx_complete_work);
  1432. if (ah->ah_flags & AH_UNPLUGGED) {
  1433. ath_dbg(common, ANY, "Device has been unplugged!\n");
  1434. mutex_unlock(&sc->mutex);
  1435. return;
  1436. }
  1437. if (test_bit(SC_OP_INVALID, &sc->sc_flags)) {
  1438. ath_dbg(common, ANY, "Device not present\n");
  1439. mutex_unlock(&sc->mutex);
  1440. return;
  1441. }
  1442. for (j = 0; j < timeout; j++) {
  1443. bool npend = false;
  1444. if (j)
  1445. usleep_range(1000, 2000);
  1446. for (i = 0; i < ATH9K_NUM_TX_QUEUES; i++) {
  1447. if (!ATH_TXQ_SETUP(sc, i))
  1448. continue;
  1449. npend = ath9k_has_pending_frames(sc, &sc->tx.txq[i]);
  1450. if (npend)
  1451. break;
  1452. }
  1453. if (!npend)
  1454. break;
  1455. }
  1456. if (drop) {
  1457. ath9k_ps_wakeup(sc);
  1458. spin_lock_bh(&sc->sc_pcu_lock);
  1459. drain_txq = ath_drain_all_txq(sc);
  1460. spin_unlock_bh(&sc->sc_pcu_lock);
  1461. if (!drain_txq)
  1462. ath_reset(sc);
  1463. ath9k_ps_restore(sc);
  1464. ieee80211_wake_queues(hw);
  1465. }
  1466. ieee80211_queue_delayed_work(hw, &sc->tx_complete_work, 0);
  1467. mutex_unlock(&sc->mutex);
  1468. }
  1469. static bool ath9k_tx_frames_pending(struct ieee80211_hw *hw)
  1470. {
  1471. struct ath_softc *sc = hw->priv;
  1472. int i;
  1473. for (i = 0; i < ATH9K_NUM_TX_QUEUES; i++) {
  1474. if (!ATH_TXQ_SETUP(sc, i))
  1475. continue;
  1476. if (ath9k_has_pending_frames(sc, &sc->tx.txq[i]))
  1477. return true;
  1478. }
  1479. return false;
  1480. }
  1481. static int ath9k_tx_last_beacon(struct ieee80211_hw *hw)
  1482. {
  1483. struct ath_softc *sc = hw->priv;
  1484. struct ath_hw *ah = sc->sc_ah;
  1485. struct ieee80211_vif *vif;
  1486. struct ath_vif *avp;
  1487. struct ath_buf *bf;
  1488. struct ath_tx_status ts;
  1489. bool edma = !!(ah->caps.hw_caps & ATH9K_HW_CAP_EDMA);
  1490. int status;
  1491. vif = sc->beacon.bslot[0];
  1492. if (!vif)
  1493. return 0;
  1494. if (!vif->bss_conf.enable_beacon)
  1495. return 0;
  1496. avp = (void *)vif->drv_priv;
  1497. if (!sc->beacon.tx_processed && !edma) {
  1498. tasklet_disable(&sc->bcon_tasklet);
  1499. bf = avp->av_bcbuf;
  1500. if (!bf || !bf->bf_mpdu)
  1501. goto skip;
  1502. status = ath9k_hw_txprocdesc(ah, bf->bf_desc, &ts);
  1503. if (status == -EINPROGRESS)
  1504. goto skip;
  1505. sc->beacon.tx_processed = true;
  1506. sc->beacon.tx_last = !(ts.ts_status & ATH9K_TXERR_MASK);
  1507. skip:
  1508. tasklet_enable(&sc->bcon_tasklet);
  1509. }
  1510. return sc->beacon.tx_last;
  1511. }
  1512. static int ath9k_get_stats(struct ieee80211_hw *hw,
  1513. struct ieee80211_low_level_stats *stats)
  1514. {
  1515. struct ath_softc *sc = hw->priv;
  1516. struct ath_hw *ah = sc->sc_ah;
  1517. struct ath9k_mib_stats *mib_stats = &ah->ah_mibStats;
  1518. stats->dot11ACKFailureCount = mib_stats->ackrcv_bad;
  1519. stats->dot11RTSFailureCount = mib_stats->rts_bad;
  1520. stats->dot11FCSErrorCount = mib_stats->fcs_bad;
  1521. stats->dot11RTSSuccessCount = mib_stats->rts_good;
  1522. return 0;
  1523. }
  1524. static u32 fill_chainmask(u32 cap, u32 new)
  1525. {
  1526. u32 filled = 0;
  1527. int i;
  1528. for (i = 0; cap && new; i++, cap >>= 1) {
  1529. if (!(cap & BIT(0)))
  1530. continue;
  1531. if (new & BIT(0))
  1532. filled |= BIT(i);
  1533. new >>= 1;
  1534. }
  1535. return filled;
  1536. }
  1537. static bool validate_antenna_mask(struct ath_hw *ah, u32 val)
  1538. {
  1539. if (AR_SREV_9300_20_OR_LATER(ah))
  1540. return true;
  1541. switch (val & 0x7) {
  1542. case 0x1:
  1543. case 0x3:
  1544. case 0x7:
  1545. return true;
  1546. case 0x2:
  1547. return (ah->caps.rx_chainmask == 1);
  1548. default:
  1549. return false;
  1550. }
  1551. }
  1552. static int ath9k_set_antenna(struct ieee80211_hw *hw, u32 tx_ant, u32 rx_ant)
  1553. {
  1554. struct ath_softc *sc = hw->priv;
  1555. struct ath_hw *ah = sc->sc_ah;
  1556. if (ah->caps.rx_chainmask != 1)
  1557. rx_ant |= tx_ant;
  1558. if (!validate_antenna_mask(ah, rx_ant) || !tx_ant)
  1559. return -EINVAL;
  1560. sc->ant_rx = rx_ant;
  1561. sc->ant_tx = tx_ant;
  1562. if (ah->caps.rx_chainmask == 1)
  1563. return 0;
  1564. /* AR9100 runs into calibration issues if not all rx chains are enabled */
  1565. if (AR_SREV_9100(ah))
  1566. ah->rxchainmask = 0x7;
  1567. else
  1568. ah->rxchainmask = fill_chainmask(ah->caps.rx_chainmask, rx_ant);
  1569. ah->txchainmask = fill_chainmask(ah->caps.tx_chainmask, tx_ant);
  1570. ath9k_reload_chainmask_settings(sc);
  1571. return 0;
  1572. }
  1573. static int ath9k_get_antenna(struct ieee80211_hw *hw, u32 *tx_ant, u32 *rx_ant)
  1574. {
  1575. struct ath_softc *sc = hw->priv;
  1576. *tx_ant = sc->ant_tx;
  1577. *rx_ant = sc->ant_rx;
  1578. return 0;
  1579. }
  1580. #ifdef CONFIG_PM_SLEEP
  1581. static void ath9k_wow_map_triggers(struct ath_softc *sc,
  1582. struct cfg80211_wowlan *wowlan,
  1583. u32 *wow_triggers)
  1584. {
  1585. if (wowlan->disconnect)
  1586. *wow_triggers |= AH_WOW_LINK_CHANGE |
  1587. AH_WOW_BEACON_MISS;
  1588. if (wowlan->magic_pkt)
  1589. *wow_triggers |= AH_WOW_MAGIC_PATTERN_EN;
  1590. if (wowlan->n_patterns)
  1591. *wow_triggers |= AH_WOW_USER_PATTERN_EN;
  1592. sc->wow_enabled = *wow_triggers;
  1593. }
  1594. static void ath9k_wow_add_disassoc_deauth_pattern(struct ath_softc *sc)
  1595. {
  1596. struct ath_hw *ah = sc->sc_ah;
  1597. struct ath_common *common = ath9k_hw_common(ah);
  1598. struct ath9k_hw_capabilities *pcaps = &ah->caps;
  1599. int pattern_count = 0;
  1600. int i, byte_cnt;
  1601. u8 dis_deauth_pattern[MAX_PATTERN_SIZE];
  1602. u8 dis_deauth_mask[MAX_PATTERN_SIZE];
  1603. memset(dis_deauth_pattern, 0, MAX_PATTERN_SIZE);
  1604. memset(dis_deauth_mask, 0, MAX_PATTERN_SIZE);
  1605. /*
  1606. * Create Dissassociate / Deauthenticate packet filter
  1607. *
  1608. * 2 bytes 2 byte 6 bytes 6 bytes 6 bytes
  1609. * +--------------+----------+---------+--------+--------+----
  1610. * + Frame Control+ Duration + DA + SA + BSSID +
  1611. * +--------------+----------+---------+--------+--------+----
  1612. *
  1613. * The above is the management frame format for disassociate/
  1614. * deauthenticate pattern, from this we need to match the first byte
  1615. * of 'Frame Control' and DA, SA, and BSSID fields
  1616. * (skipping 2nd byte of FC and Duration feild.
  1617. *
  1618. * Disassociate pattern
  1619. * --------------------
  1620. * Frame control = 00 00 1010
  1621. * DA, SA, BSSID = x:x:x:x:x:x
  1622. * Pattern will be A0000000 | x:x:x:x:x:x | x:x:x:x:x:x
  1623. * | x:x:x:x:x:x -- 22 bytes
  1624. *
  1625. * Deauthenticate pattern
  1626. * ----------------------
  1627. * Frame control = 00 00 1100
  1628. * DA, SA, BSSID = x:x:x:x:x:x
  1629. * Pattern will be C0000000 | x:x:x:x:x:x | x:x:x:x:x:x
  1630. * | x:x:x:x:x:x -- 22 bytes
  1631. */
  1632. /* Create Disassociate Pattern first */
  1633. byte_cnt = 0;
  1634. /* Fill out the mask with all FF's */
  1635. for (i = 0; i < MAX_PATTERN_MASK_SIZE; i++)
  1636. dis_deauth_mask[i] = 0xff;
  1637. /* copy the first byte of frame control field */
  1638. dis_deauth_pattern[byte_cnt] = 0xa0;
  1639. byte_cnt++;
  1640. /* skip 2nd byte of frame control and Duration field */
  1641. byte_cnt += 3;
  1642. /*
  1643. * need not match the destination mac address, it can be a broadcast
  1644. * mac address or an unicast to this station
  1645. */
  1646. byte_cnt += 6;
  1647. /* copy the source mac address */
  1648. memcpy((dis_deauth_pattern + byte_cnt), common->curbssid, ETH_ALEN);
  1649. byte_cnt += 6;
  1650. /* copy the bssid, its same as the source mac address */
  1651. memcpy((dis_deauth_pattern + byte_cnt), common->curbssid, ETH_ALEN);
  1652. /* Create Disassociate pattern mask */
  1653. if (pcaps->hw_caps & ATH9K_HW_WOW_PATTERN_MATCH_EXACT) {
  1654. if (pcaps->hw_caps & ATH9K_HW_WOW_PATTERN_MATCH_DWORD) {
  1655. /*
  1656. * for AR9280, because of hardware limitation, the
  1657. * first 4 bytes have to be matched for all patterns.
  1658. * the mask for disassociation and de-auth pattern
  1659. * matching need to enable the first 4 bytes.
  1660. * also the duration field needs to be filled.
  1661. */
  1662. dis_deauth_mask[0] = 0xf0;
  1663. /*
  1664. * fill in duration field
  1665. FIXME: what is the exact value ?
  1666. */
  1667. dis_deauth_pattern[2] = 0xff;
  1668. dis_deauth_pattern[3] = 0xff;
  1669. } else {
  1670. dis_deauth_mask[0] = 0xfe;
  1671. }
  1672. dis_deauth_mask[1] = 0x03;
  1673. dis_deauth_mask[2] = 0xc0;
  1674. } else {
  1675. dis_deauth_mask[0] = 0xef;
  1676. dis_deauth_mask[1] = 0x3f;
  1677. dis_deauth_mask[2] = 0x00;
  1678. dis_deauth_mask[3] = 0xfc;
  1679. }
  1680. ath_dbg(common, WOW, "Adding disassoc/deauth patterns for WoW\n");
  1681. ath9k_hw_wow_apply_pattern(ah, dis_deauth_pattern, dis_deauth_mask,
  1682. pattern_count, byte_cnt);
  1683. pattern_count++;
  1684. /*
  1685. * for de-authenticate pattern, only the first byte of the frame
  1686. * control field gets changed from 0xA0 to 0xC0
  1687. */
  1688. dis_deauth_pattern[0] = 0xC0;
  1689. ath9k_hw_wow_apply_pattern(ah, dis_deauth_pattern, dis_deauth_mask,
  1690. pattern_count, byte_cnt);
  1691. }
  1692. static void ath9k_wow_add_pattern(struct ath_softc *sc,
  1693. struct cfg80211_wowlan *wowlan)
  1694. {
  1695. struct ath_hw *ah = sc->sc_ah;
  1696. struct ath9k_wow_pattern *wow_pattern = NULL;
  1697. struct cfg80211_wowlan_trig_pkt_pattern *patterns = wowlan->patterns;
  1698. int mask_len;
  1699. s8 i = 0;
  1700. if (!wowlan->n_patterns)
  1701. return;
  1702. /*
  1703. * Add the new user configured patterns
  1704. */
  1705. for (i = 0; i < wowlan->n_patterns; i++) {
  1706. wow_pattern = kzalloc(sizeof(*wow_pattern), GFP_KERNEL);
  1707. if (!wow_pattern)
  1708. return;
  1709. /*
  1710. * TODO: convert the generic user space pattern to
  1711. * appropriate chip specific/802.11 pattern.
  1712. */
  1713. mask_len = DIV_ROUND_UP(wowlan->patterns[i].pattern_len, 8);
  1714. memset(wow_pattern->pattern_bytes, 0, MAX_PATTERN_SIZE);
  1715. memset(wow_pattern->mask_bytes, 0, MAX_PATTERN_SIZE);
  1716. memcpy(wow_pattern->pattern_bytes, patterns[i].pattern,
  1717. patterns[i].pattern_len);
  1718. memcpy(wow_pattern->mask_bytes, patterns[i].mask, mask_len);
  1719. wow_pattern->pattern_len = patterns[i].pattern_len;
  1720. /*
  1721. * just need to take care of deauth and disssoc pattern,
  1722. * make sure we don't overwrite them.
  1723. */
  1724. ath9k_hw_wow_apply_pattern(ah, wow_pattern->pattern_bytes,
  1725. wow_pattern->mask_bytes,
  1726. i + 2,
  1727. wow_pattern->pattern_len);
  1728. kfree(wow_pattern);
  1729. }
  1730. }
  1731. static int ath9k_suspend(struct ieee80211_hw *hw,
  1732. struct cfg80211_wowlan *wowlan)
  1733. {
  1734. struct ath_softc *sc = hw->priv;
  1735. struct ath_hw *ah = sc->sc_ah;
  1736. struct ath_common *common = ath9k_hw_common(ah);
  1737. u32 wow_triggers_enabled = 0;
  1738. int ret = 0;
  1739. mutex_lock(&sc->mutex);
  1740. ath_cancel_work(sc);
  1741. ath_stop_ani(sc);
  1742. del_timer_sync(&sc->rx_poll_timer);
  1743. if (test_bit(SC_OP_INVALID, &sc->sc_flags)) {
  1744. ath_dbg(common, ANY, "Device not present\n");
  1745. ret = -EINVAL;
  1746. goto fail_wow;
  1747. }
  1748. if (WARN_ON(!wowlan)) {
  1749. ath_dbg(common, WOW, "None of the WoW triggers enabled\n");
  1750. ret = -EINVAL;
  1751. goto fail_wow;
  1752. }
  1753. if (!device_can_wakeup(sc->dev)) {
  1754. ath_dbg(common, WOW, "device_can_wakeup failed, WoW is not enabled\n");
  1755. ret = 1;
  1756. goto fail_wow;
  1757. }
  1758. /*
  1759. * none of the sta vifs are associated
  1760. * and we are not currently handling multivif
  1761. * cases, for instance we have to seperately
  1762. * configure 'keep alive frame' for each
  1763. * STA.
  1764. */
  1765. if (!test_bit(SC_OP_PRIM_STA_VIF, &sc->sc_flags)) {
  1766. ath_dbg(common, WOW, "None of the STA vifs are associated\n");
  1767. ret = 1;
  1768. goto fail_wow;
  1769. }
  1770. if (sc->nvifs > 1) {
  1771. ath_dbg(common, WOW, "WoW for multivif is not yet supported\n");
  1772. ret = 1;
  1773. goto fail_wow;
  1774. }
  1775. ath9k_wow_map_triggers(sc, wowlan, &wow_triggers_enabled);
  1776. ath_dbg(common, WOW, "WoW triggers enabled 0x%x\n",
  1777. wow_triggers_enabled);
  1778. ath9k_ps_wakeup(sc);
  1779. ath9k_stop_btcoex(sc);
  1780. /*
  1781. * Enable wake up on recieving disassoc/deauth
  1782. * frame by default.
  1783. */
  1784. ath9k_wow_add_disassoc_deauth_pattern(sc);
  1785. if (wow_triggers_enabled & AH_WOW_USER_PATTERN_EN)
  1786. ath9k_wow_add_pattern(sc, wowlan);
  1787. spin_lock_bh(&sc->sc_pcu_lock);
  1788. /*
  1789. * To avoid false wake, we enable beacon miss interrupt only
  1790. * when we go to sleep. We save the current interrupt mask
  1791. * so we can restore it after the system wakes up
  1792. */
  1793. sc->wow_intr_before_sleep = ah->imask;
  1794. ah->imask &= ~ATH9K_INT_GLOBAL;
  1795. ath9k_hw_disable_interrupts(ah);
  1796. ah->imask = ATH9K_INT_BMISS | ATH9K_INT_GLOBAL;
  1797. ath9k_hw_set_interrupts(ah);
  1798. ath9k_hw_enable_interrupts(ah);
  1799. spin_unlock_bh(&sc->sc_pcu_lock);
  1800. /*
  1801. * we can now sync irq and kill any running tasklets, since we already
  1802. * disabled interrupts and not holding a spin lock
  1803. */
  1804. synchronize_irq(sc->irq);
  1805. tasklet_kill(&sc->intr_tq);
  1806. ath9k_hw_wow_enable(ah, wow_triggers_enabled);
  1807. ath9k_ps_restore(sc);
  1808. ath_dbg(common, ANY, "WoW enabled in ath9k\n");
  1809. atomic_inc(&sc->wow_sleep_proc_intr);
  1810. fail_wow:
  1811. mutex_unlock(&sc->mutex);
  1812. return ret;
  1813. }
  1814. static int ath9k_resume(struct ieee80211_hw *hw)
  1815. {
  1816. struct ath_softc *sc = hw->priv;
  1817. struct ath_hw *ah = sc->sc_ah;
  1818. struct ath_common *common = ath9k_hw_common(ah);
  1819. u32 wow_status;
  1820. mutex_lock(&sc->mutex);
  1821. ath9k_ps_wakeup(sc);
  1822. spin_lock_bh(&sc->sc_pcu_lock);
  1823. ath9k_hw_disable_interrupts(ah);
  1824. ah->imask = sc->wow_intr_before_sleep;
  1825. ath9k_hw_set_interrupts(ah);
  1826. ath9k_hw_enable_interrupts(ah);
  1827. spin_unlock_bh(&sc->sc_pcu_lock);
  1828. wow_status = ath9k_hw_wow_wakeup(ah);
  1829. if (atomic_read(&sc->wow_got_bmiss_intr) == 0) {
  1830. /*
  1831. * some devices may not pick beacon miss
  1832. * as the reason they woke up so we add
  1833. * that here for that shortcoming.
  1834. */
  1835. wow_status |= AH_WOW_BEACON_MISS;
  1836. atomic_dec(&sc->wow_got_bmiss_intr);
  1837. ath_dbg(common, ANY, "Beacon miss interrupt picked up during WoW sleep\n");
  1838. }
  1839. atomic_dec(&sc->wow_sleep_proc_intr);
  1840. if (wow_status) {
  1841. ath_dbg(common, ANY, "Waking up due to WoW triggers %s with WoW status = %x\n",
  1842. ath9k_hw_wow_event_to_string(wow_status), wow_status);
  1843. }
  1844. ath_restart_work(sc);
  1845. ath9k_start_btcoex(sc);
  1846. ath9k_ps_restore(sc);
  1847. mutex_unlock(&sc->mutex);
  1848. return 0;
  1849. }
  1850. static void ath9k_set_wakeup(struct ieee80211_hw *hw, bool enabled)
  1851. {
  1852. struct ath_softc *sc = hw->priv;
  1853. mutex_lock(&sc->mutex);
  1854. device_init_wakeup(sc->dev, 1);
  1855. device_set_wakeup_enable(sc->dev, enabled);
  1856. mutex_unlock(&sc->mutex);
  1857. }
  1858. #endif
  1859. static void ath9k_sw_scan_start(struct ieee80211_hw *hw)
  1860. {
  1861. struct ath_softc *sc = hw->priv;
  1862. sc->scanning = 1;
  1863. }
  1864. static void ath9k_sw_scan_complete(struct ieee80211_hw *hw)
  1865. {
  1866. struct ath_softc *sc = hw->priv;
  1867. sc->scanning = 0;
  1868. }
  1869. struct ieee80211_ops ath9k_ops = {
  1870. .tx = ath9k_tx,
  1871. .start = ath9k_start,
  1872. .stop = ath9k_stop,
  1873. .add_interface = ath9k_add_interface,
  1874. .change_interface = ath9k_change_interface,
  1875. .remove_interface = ath9k_remove_interface,
  1876. .config = ath9k_config,
  1877. .configure_filter = ath9k_configure_filter,
  1878. .sta_add = ath9k_sta_add,
  1879. .sta_remove = ath9k_sta_remove,
  1880. .sta_notify = ath9k_sta_notify,
  1881. .conf_tx = ath9k_conf_tx,
  1882. .bss_info_changed = ath9k_bss_info_changed,
  1883. .set_key = ath9k_set_key,
  1884. .get_tsf = ath9k_get_tsf,
  1885. .set_tsf = ath9k_set_tsf,
  1886. .reset_tsf = ath9k_reset_tsf,
  1887. .ampdu_action = ath9k_ampdu_action,
  1888. .get_survey = ath9k_get_survey,
  1889. .rfkill_poll = ath9k_rfkill_poll_state,
  1890. .set_coverage_class = ath9k_set_coverage_class,
  1891. .flush = ath9k_flush,
  1892. .tx_frames_pending = ath9k_tx_frames_pending,
  1893. .tx_last_beacon = ath9k_tx_last_beacon,
  1894. .get_stats = ath9k_get_stats,
  1895. .set_antenna = ath9k_set_antenna,
  1896. .get_antenna = ath9k_get_antenna,
  1897. #ifdef CONFIG_PM_SLEEP
  1898. .suspend = ath9k_suspend,
  1899. .resume = ath9k_resume,
  1900. .set_wakeup = ath9k_set_wakeup,
  1901. #endif
  1902. #ifdef CONFIG_ATH9K_DEBUGFS
  1903. .get_et_sset_count = ath9k_get_et_sset_count,
  1904. .get_et_stats = ath9k_get_et_stats,
  1905. .get_et_strings = ath9k_get_et_strings,
  1906. #endif
  1907. #if defined(CONFIG_MAC80211_DEBUGFS) && defined(CONFIG_ATH9K_DEBUGFS)
  1908. .sta_add_debugfs = ath9k_sta_add_debugfs,
  1909. .sta_remove_debugfs = ath9k_sta_remove_debugfs,
  1910. #endif
  1911. .sw_scan_start = ath9k_sw_scan_start,
  1912. .sw_scan_complete = ath9k_sw_scan_complete,
  1913. };