eeh.h 11 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355
  1. /*
  2. * Copyright (C) 2001 Dave Engebretsen & Todd Inglett IBM Corporation.
  3. * Copyright 2001-2012 IBM Corporation.
  4. *
  5. * This program is free software; you can redistribute it and/or modify
  6. * it under the terms of the GNU General Public License as published by
  7. * the Free Software Foundation; either version 2 of the License, or
  8. * (at your option) any later version.
  9. *
  10. * This program is distributed in the hope that it will be useful,
  11. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  12. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  13. * GNU General Public License for more details.
  14. *
  15. * You should have received a copy of the GNU General Public License
  16. * along with this program; if not, write to the Free Software
  17. * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
  18. */
  19. #ifndef _POWERPC_EEH_H
  20. #define _POWERPC_EEH_H
  21. #ifdef __KERNEL__
  22. #include <linux/init.h>
  23. #include <linux/list.h>
  24. #include <linux/string.h>
  25. struct pci_dev;
  26. struct pci_bus;
  27. struct device_node;
  28. #ifdef CONFIG_EEH
  29. /*
  30. * The struct is used to trace PE related EEH functionality.
  31. * In theory, there will have one instance of the struct to
  32. * be created against particular PE. In nature, PEs corelate
  33. * to each other. the struct has to reflect that hierarchy in
  34. * order to easily pick up those affected PEs when one particular
  35. * PE has EEH errors.
  36. *
  37. * Also, one particular PE might be composed of PCI device, PCI
  38. * bus and its subordinate components. The struct also need ship
  39. * the information. Further more, one particular PE is only meaingful
  40. * in the corresponding PHB. Therefore, the root PEs should be created
  41. * against existing PHBs in on-to-one fashion.
  42. */
  43. #define EEH_PE_INVALID (1 << 0) /* Invalid */
  44. #define EEH_PE_PHB (1 << 1) /* PHB PE */
  45. #define EEH_PE_DEVICE (1 << 2) /* Device PE */
  46. #define EEH_PE_BUS (1 << 3) /* Bus PE */
  47. #define EEH_PE_ISOLATED (1 << 0) /* Isolated PE */
  48. #define EEH_PE_RECOVERING (1 << 1) /* Recovering PE */
  49. struct eeh_pe {
  50. int type; /* PE type: PHB/Bus/Device */
  51. int state; /* PE EEH dependent mode */
  52. int config_addr; /* Traditional PCI address */
  53. int addr; /* PE configuration address */
  54. struct pci_controller *phb; /* Associated PHB */
  55. int check_count; /* Times of ignored error */
  56. int freeze_count; /* Times of froze up */
  57. int false_positives; /* Times of reported #ff's */
  58. struct eeh_pe *parent; /* Parent PE */
  59. struct list_head child_list; /* Link PE to the child list */
  60. struct list_head edevs; /* Link list of EEH devices */
  61. struct list_head child; /* Child PEs */
  62. };
  63. #define eeh_pe_for_each_dev(pe, edev) \
  64. list_for_each_entry(edev, &pe->edevs, list)
  65. /*
  66. * The struct is used to trace EEH state for the associated
  67. * PCI device node or PCI device. In future, it might
  68. * represent PE as well so that the EEH device to form
  69. * another tree except the currently existing tree of PCI
  70. * buses and PCI devices
  71. */
  72. #define EEH_DEV_IRQ_DISABLED (1<<0) /* Interrupt disabled */
  73. struct eeh_dev {
  74. int mode; /* EEH mode */
  75. int class_code; /* Class code of the device */
  76. int config_addr; /* Config address */
  77. int pe_config_addr; /* PE config address */
  78. u32 config_space[16]; /* Saved PCI config space */
  79. struct eeh_pe *pe; /* Associated PE */
  80. struct list_head list; /* Form link list in the PE */
  81. struct pci_controller *phb; /* Associated PHB */
  82. struct device_node *dn; /* Associated device node */
  83. struct pci_dev *pdev; /* Associated PCI device */
  84. };
  85. static inline struct device_node *eeh_dev_to_of_node(struct eeh_dev *edev)
  86. {
  87. return edev->dn;
  88. }
  89. static inline struct pci_dev *eeh_dev_to_pci_dev(struct eeh_dev *edev)
  90. {
  91. return edev->pdev;
  92. }
  93. /*
  94. * The struct is used to trace the registered EEH operation
  95. * callback functions. Actually, those operation callback
  96. * functions are heavily platform dependent. That means the
  97. * platform should register its own EEH operation callback
  98. * functions before any EEH further operations.
  99. */
  100. #define EEH_OPT_DISABLE 0 /* EEH disable */
  101. #define EEH_OPT_ENABLE 1 /* EEH enable */
  102. #define EEH_OPT_THAW_MMIO 2 /* MMIO enable */
  103. #define EEH_OPT_THAW_DMA 3 /* DMA enable */
  104. #define EEH_STATE_UNAVAILABLE (1 << 0) /* State unavailable */
  105. #define EEH_STATE_NOT_SUPPORT (1 << 1) /* EEH not supported */
  106. #define EEH_STATE_RESET_ACTIVE (1 << 2) /* Active reset */
  107. #define EEH_STATE_MMIO_ACTIVE (1 << 3) /* Active MMIO */
  108. #define EEH_STATE_DMA_ACTIVE (1 << 4) /* Active DMA */
  109. #define EEH_STATE_MMIO_ENABLED (1 << 5) /* MMIO enabled */
  110. #define EEH_STATE_DMA_ENABLED (1 << 6) /* DMA enabled */
  111. #define EEH_RESET_DEACTIVATE 0 /* Deactivate the PE reset */
  112. #define EEH_RESET_HOT 1 /* Hot reset */
  113. #define EEH_RESET_FUNDAMENTAL 3 /* Fundamental reset */
  114. #define EEH_LOG_TEMP 1 /* EEH temporary error log */
  115. #define EEH_LOG_PERM 2 /* EEH permanent error log */
  116. struct eeh_ops {
  117. char *name;
  118. int (*init)(void);
  119. void* (*of_probe)(struct device_node *dn, void *flag);
  120. void* (*dev_probe)(struct pci_dev *dev, void *flag);
  121. int (*set_option)(struct eeh_pe *pe, int option);
  122. int (*get_pe_addr)(struct eeh_pe *pe);
  123. int (*get_state)(struct eeh_pe *pe, int *state);
  124. int (*reset)(struct eeh_pe *pe, int option);
  125. int (*wait_state)(struct eeh_pe *pe, int max_wait);
  126. int (*get_log)(struct eeh_pe *pe, int severity, char *drv_log, unsigned long len);
  127. int (*configure_bridge)(struct eeh_pe *pe);
  128. int (*read_config)(struct device_node *dn, int where, int size, u32 *val);
  129. int (*write_config)(struct device_node *dn, int where, int size, u32 val);
  130. };
  131. extern struct eeh_ops *eeh_ops;
  132. extern int eeh_subsystem_enabled;
  133. extern struct mutex eeh_mutex;
  134. extern int eeh_probe_mode;
  135. #define EEH_PROBE_MODE_DEV (1<<0) /* From PCI device */
  136. #define EEH_PROBE_MODE_DEVTREE (1<<1) /* From device tree */
  137. static inline void eeh_probe_mode_set(int flag)
  138. {
  139. eeh_probe_mode = flag;
  140. }
  141. static inline int eeh_probe_mode_devtree(void)
  142. {
  143. return (eeh_probe_mode == EEH_PROBE_MODE_DEVTREE);
  144. }
  145. static inline int eeh_probe_mode_dev(void)
  146. {
  147. return (eeh_probe_mode == EEH_PROBE_MODE_DEV);
  148. }
  149. static inline void eeh_lock(void)
  150. {
  151. mutex_lock(&eeh_mutex);
  152. }
  153. static inline void eeh_unlock(void)
  154. {
  155. mutex_unlock(&eeh_mutex);
  156. }
  157. /*
  158. * Max number of EEH freezes allowed before we consider the device
  159. * to be permanently disabled.
  160. */
  161. #define EEH_MAX_ALLOWED_FREEZES 5
  162. typedef void *(*eeh_traverse_func)(void *data, void *flag);
  163. int eeh_phb_pe_create(struct pci_controller *phb);
  164. int eeh_add_to_parent_pe(struct eeh_dev *edev);
  165. int eeh_rmv_from_parent_pe(struct eeh_dev *edev, int purge_pe);
  166. void *eeh_pe_dev_traverse(struct eeh_pe *root,
  167. eeh_traverse_func fn, void *flag);
  168. void eeh_pe_restore_bars(struct eeh_pe *pe);
  169. struct pci_bus *eeh_pe_bus_get(struct eeh_pe *pe);
  170. void *eeh_dev_init(struct device_node *dn, void *data);
  171. void eeh_dev_phb_init_dynamic(struct pci_controller *phb);
  172. int __init eeh_ops_register(struct eeh_ops *ops);
  173. int __exit eeh_ops_unregister(const char *name);
  174. unsigned long eeh_check_failure(const volatile void __iomem *token,
  175. unsigned long val);
  176. int eeh_dev_check_failure(struct eeh_dev *edev);
  177. void __init eeh_addr_cache_build(void);
  178. void eeh_add_device_tree_early(struct device_node *);
  179. void eeh_add_device_tree_late(struct pci_bus *);
  180. void eeh_add_sysfs_files(struct pci_bus *);
  181. void eeh_remove_bus_device(struct pci_dev *, int);
  182. /**
  183. * EEH_POSSIBLE_ERROR() -- test for possible MMIO failure.
  184. *
  185. * If this macro yields TRUE, the caller relays to eeh_check_failure()
  186. * which does further tests out of line.
  187. */
  188. #define EEH_POSSIBLE_ERROR(val, type) ((val) == (type)~0 && eeh_subsystem_enabled)
  189. /*
  190. * Reads from a device which has been isolated by EEH will return
  191. * all 1s. This macro gives an all-1s value of the given size (in
  192. * bytes: 1, 2, or 4) for comparing with the result of a read.
  193. */
  194. #define EEH_IO_ERROR_VALUE(size) (~0U >> ((4 - (size)) * 8))
  195. #else /* !CONFIG_EEH */
  196. static inline void *eeh_dev_init(struct device_node *dn, void *data)
  197. {
  198. return NULL;
  199. }
  200. static inline void eeh_dev_phb_init_dynamic(struct pci_controller *phb) { }
  201. static inline unsigned long eeh_check_failure(const volatile void __iomem *token, unsigned long val)
  202. {
  203. return val;
  204. }
  205. #define eeh_dev_check_failure(x) (0)
  206. static inline void eeh_addr_cache_build(void) { }
  207. static inline void eeh_add_device_tree_early(struct device_node *dn) { }
  208. static inline void eeh_add_device_tree_late(struct pci_bus *bus) { }
  209. static inline void eeh_add_sysfs_files(struct pci_bus *bus) { }
  210. static inline void eeh_remove_bus_device(struct pci_dev *dev, int purge_pe) { }
  211. static inline void eeh_lock(void) { }
  212. static inline void eeh_unlock(void) { }
  213. #define EEH_POSSIBLE_ERROR(val, type) (0)
  214. #define EEH_IO_ERROR_VALUE(size) (-1UL)
  215. #endif /* CONFIG_EEH */
  216. #ifdef CONFIG_PPC64
  217. /*
  218. * MMIO read/write operations with EEH support.
  219. */
  220. static inline u8 eeh_readb(const volatile void __iomem *addr)
  221. {
  222. u8 val = in_8(addr);
  223. if (EEH_POSSIBLE_ERROR(val, u8))
  224. return eeh_check_failure(addr, val);
  225. return val;
  226. }
  227. static inline u16 eeh_readw(const volatile void __iomem *addr)
  228. {
  229. u16 val = in_le16(addr);
  230. if (EEH_POSSIBLE_ERROR(val, u16))
  231. return eeh_check_failure(addr, val);
  232. return val;
  233. }
  234. static inline u32 eeh_readl(const volatile void __iomem *addr)
  235. {
  236. u32 val = in_le32(addr);
  237. if (EEH_POSSIBLE_ERROR(val, u32))
  238. return eeh_check_failure(addr, val);
  239. return val;
  240. }
  241. static inline u64 eeh_readq(const volatile void __iomem *addr)
  242. {
  243. u64 val = in_le64(addr);
  244. if (EEH_POSSIBLE_ERROR(val, u64))
  245. return eeh_check_failure(addr, val);
  246. return val;
  247. }
  248. static inline u16 eeh_readw_be(const volatile void __iomem *addr)
  249. {
  250. u16 val = in_be16(addr);
  251. if (EEH_POSSIBLE_ERROR(val, u16))
  252. return eeh_check_failure(addr, val);
  253. return val;
  254. }
  255. static inline u32 eeh_readl_be(const volatile void __iomem *addr)
  256. {
  257. u32 val = in_be32(addr);
  258. if (EEH_POSSIBLE_ERROR(val, u32))
  259. return eeh_check_failure(addr, val);
  260. return val;
  261. }
  262. static inline u64 eeh_readq_be(const volatile void __iomem *addr)
  263. {
  264. u64 val = in_be64(addr);
  265. if (EEH_POSSIBLE_ERROR(val, u64))
  266. return eeh_check_failure(addr, val);
  267. return val;
  268. }
  269. static inline void eeh_memcpy_fromio(void *dest, const
  270. volatile void __iomem *src,
  271. unsigned long n)
  272. {
  273. _memcpy_fromio(dest, src, n);
  274. /* Look for ffff's here at dest[n]. Assume that at least 4 bytes
  275. * were copied. Check all four bytes.
  276. */
  277. if (n >= 4 && EEH_POSSIBLE_ERROR(*((u32 *)(dest + n - 4)), u32))
  278. eeh_check_failure(src, *((u32 *)(dest + n - 4)));
  279. }
  280. /* in-string eeh macros */
  281. static inline void eeh_readsb(const volatile void __iomem *addr, void * buf,
  282. int ns)
  283. {
  284. _insb(addr, buf, ns);
  285. if (EEH_POSSIBLE_ERROR((*(((u8*)buf)+ns-1)), u8))
  286. eeh_check_failure(addr, *(u8*)buf);
  287. }
  288. static inline void eeh_readsw(const volatile void __iomem *addr, void * buf,
  289. int ns)
  290. {
  291. _insw(addr, buf, ns);
  292. if (EEH_POSSIBLE_ERROR((*(((u16*)buf)+ns-1)), u16))
  293. eeh_check_failure(addr, *(u16*)buf);
  294. }
  295. static inline void eeh_readsl(const volatile void __iomem *addr, void * buf,
  296. int nl)
  297. {
  298. _insl(addr, buf, nl);
  299. if (EEH_POSSIBLE_ERROR((*(((u32*)buf)+nl-1)), u32))
  300. eeh_check_failure(addr, *(u32*)buf);
  301. }
  302. #endif /* CONFIG_PPC64 */
  303. #endif /* __KERNEL__ */
  304. #endif /* _POWERPC_EEH_H */