serial.c 6.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262
  1. /*
  2. * linux/arch/arm/mach-omap1/serial.c
  3. *
  4. * OMAP1 serial support.
  5. *
  6. * This program is free software; you can redistribute it and/or modify
  7. * it under the terms of the GNU General Public License version 2 as
  8. * published by the Free Software Foundation.
  9. */
  10. #include <linux/gpio.h>
  11. #include <linux/module.h>
  12. #include <linux/kernel.h>
  13. #include <linux/init.h>
  14. #include <linux/irq.h>
  15. #include <linux/delay.h>
  16. #include <linux/serial.h>
  17. #include <linux/tty.h>
  18. #include <linux/serial_8250.h>
  19. #include <linux/serial_reg.h>
  20. #include <linux/clk.h>
  21. #include <linux/io.h>
  22. #include <asm/mach-types.h>
  23. #include <mach/mux.h>
  24. #include "pm.h"
  25. static struct clk * uart1_ck;
  26. static struct clk * uart2_ck;
  27. static struct clk * uart3_ck;
  28. static inline unsigned int omap_serial_in(struct plat_serial8250_port *up,
  29. int offset)
  30. {
  31. offset <<= up->regshift;
  32. return (unsigned int)__raw_readb(up->membase + offset);
  33. }
  34. static inline void omap_serial_outp(struct plat_serial8250_port *p, int offset,
  35. int value)
  36. {
  37. offset <<= p->regshift;
  38. __raw_writeb(value, p->membase + offset);
  39. }
  40. /*
  41. * Internal UARTs need to be initialized for the 8250 autoconfig to work
  42. * properly. Note that the TX watermark initialization may not be needed
  43. * once the 8250.c watermark handling code is merged.
  44. */
  45. static void __init omap_serial_reset(struct plat_serial8250_port *p)
  46. {
  47. omap_serial_outp(p, UART_OMAP_MDR1,
  48. UART_OMAP_MDR1_DISABLE); /* disable UART */
  49. omap_serial_outp(p, UART_OMAP_SCR, 0x08); /* TX watermark */
  50. omap_serial_outp(p, UART_OMAP_MDR1,
  51. UART_OMAP_MDR1_16X_MODE); /* enable UART */
  52. if (!cpu_is_omap15xx()) {
  53. omap_serial_outp(p, UART_OMAP_SYSC, 0x01);
  54. while (!(omap_serial_in(p, UART_OMAP_SYSC) & 0x01));
  55. }
  56. }
  57. static struct plat_serial8250_port serial_platform_data[] = {
  58. {
  59. .mapbase = OMAP1_UART1_BASE,
  60. .irq = INT_UART1,
  61. .flags = UPF_BOOT_AUTOCONF,
  62. .iotype = UPIO_MEM,
  63. .regshift = 2,
  64. .uartclk = OMAP16XX_BASE_BAUD * 16,
  65. },
  66. {
  67. .mapbase = OMAP1_UART2_BASE,
  68. .irq = INT_UART2,
  69. .flags = UPF_BOOT_AUTOCONF,
  70. .iotype = UPIO_MEM,
  71. .regshift = 2,
  72. .uartclk = OMAP16XX_BASE_BAUD * 16,
  73. },
  74. {
  75. .mapbase = OMAP1_UART3_BASE,
  76. .irq = INT_UART3,
  77. .flags = UPF_BOOT_AUTOCONF,
  78. .iotype = UPIO_MEM,
  79. .regshift = 2,
  80. .uartclk = OMAP16XX_BASE_BAUD * 16,
  81. },
  82. { },
  83. };
  84. static struct platform_device serial_device = {
  85. .name = "serial8250",
  86. .id = PLAT8250_DEV_PLATFORM,
  87. .dev = {
  88. .platform_data = serial_platform_data,
  89. },
  90. };
  91. /*
  92. * Note that on Innovator-1510 UART2 pins conflict with USB2.
  93. * By default UART2 does not work on Innovator-1510 if you have
  94. * USB OHCI enabled. To use UART2, you must disable USB2 first.
  95. */
  96. void __init omap_serial_init(void)
  97. {
  98. int i;
  99. if (cpu_is_omap7xx()) {
  100. serial_platform_data[0].regshift = 0;
  101. serial_platform_data[1].regshift = 0;
  102. serial_platform_data[0].irq = INT_7XX_UART_MODEM_1;
  103. serial_platform_data[1].irq = INT_7XX_UART_MODEM_IRDA_2;
  104. }
  105. if (cpu_is_omap15xx()) {
  106. serial_platform_data[0].uartclk = OMAP1510_BASE_BAUD * 16;
  107. serial_platform_data[1].uartclk = OMAP1510_BASE_BAUD * 16;
  108. serial_platform_data[2].uartclk = OMAP1510_BASE_BAUD * 16;
  109. }
  110. for (i = 0; i < ARRAY_SIZE(serial_platform_data) - 1; i++) {
  111. /* Don't look at UARTs higher than 2 for omap7xx */
  112. if (cpu_is_omap7xx() && i > 1) {
  113. serial_platform_data[i].membase = NULL;
  114. serial_platform_data[i].mapbase = 0;
  115. continue;
  116. }
  117. /* Static mapping, never released */
  118. serial_platform_data[i].membase =
  119. ioremap(serial_platform_data[i].mapbase, SZ_2K);
  120. if (!serial_platform_data[i].membase) {
  121. printk(KERN_ERR "Could not ioremap uart%i\n", i);
  122. continue;
  123. }
  124. switch (i) {
  125. case 0:
  126. uart1_ck = clk_get(NULL, "uart1_ck");
  127. if (IS_ERR(uart1_ck))
  128. printk("Could not get uart1_ck\n");
  129. else {
  130. clk_enable(uart1_ck);
  131. if (cpu_is_omap15xx())
  132. clk_set_rate(uart1_ck, 12000000);
  133. }
  134. break;
  135. case 1:
  136. uart2_ck = clk_get(NULL, "uart2_ck");
  137. if (IS_ERR(uart2_ck))
  138. printk("Could not get uart2_ck\n");
  139. else {
  140. clk_enable(uart2_ck);
  141. if (cpu_is_omap15xx())
  142. clk_set_rate(uart2_ck, 12000000);
  143. else
  144. clk_set_rate(uart2_ck, 48000000);
  145. }
  146. break;
  147. case 2:
  148. uart3_ck = clk_get(NULL, "uart3_ck");
  149. if (IS_ERR(uart3_ck))
  150. printk("Could not get uart3_ck\n");
  151. else {
  152. clk_enable(uart3_ck);
  153. if (cpu_is_omap15xx())
  154. clk_set_rate(uart3_ck, 12000000);
  155. }
  156. break;
  157. }
  158. omap_serial_reset(&serial_platform_data[i]);
  159. }
  160. }
  161. #ifdef CONFIG_OMAP_SERIAL_WAKE
  162. static irqreturn_t omap_serial_wake_interrupt(int irq, void *dev_id)
  163. {
  164. /* Need to do something with serial port right after wake-up? */
  165. return IRQ_HANDLED;
  166. }
  167. /*
  168. * Reroutes serial RX lines to GPIO lines for the duration of
  169. * sleep to allow waking up the device from serial port even
  170. * in deep sleep.
  171. */
  172. void omap_serial_wake_trigger(int enable)
  173. {
  174. if (!cpu_is_omap16xx())
  175. return;
  176. if (uart1_ck != NULL) {
  177. if (enable)
  178. omap_cfg_reg(V14_16XX_GPIO37);
  179. else
  180. omap_cfg_reg(V14_16XX_UART1_RX);
  181. }
  182. if (uart2_ck != NULL) {
  183. if (enable)
  184. omap_cfg_reg(R9_16XX_GPIO18);
  185. else
  186. omap_cfg_reg(R9_16XX_UART2_RX);
  187. }
  188. if (uart3_ck != NULL) {
  189. if (enable)
  190. omap_cfg_reg(L14_16XX_GPIO49);
  191. else
  192. omap_cfg_reg(L14_16XX_UART3_RX);
  193. }
  194. }
  195. static void __init omap_serial_set_port_wakeup(int gpio_nr)
  196. {
  197. int ret;
  198. ret = gpio_request(gpio_nr, "UART wake");
  199. if (ret < 0) {
  200. printk(KERN_ERR "Could not request UART wake GPIO: %i\n",
  201. gpio_nr);
  202. return;
  203. }
  204. gpio_direction_input(gpio_nr);
  205. ret = request_irq(gpio_to_irq(gpio_nr), &omap_serial_wake_interrupt,
  206. IRQF_TRIGGER_RISING, "serial wakeup", NULL);
  207. if (ret) {
  208. gpio_free(gpio_nr);
  209. printk(KERN_ERR "No interrupt for UART wake GPIO: %i\n",
  210. gpio_nr);
  211. return;
  212. }
  213. enable_irq_wake(gpio_to_irq(gpio_nr));
  214. }
  215. int __init omap_serial_wakeup_init(void)
  216. {
  217. if (!cpu_is_omap16xx())
  218. return 0;
  219. if (uart1_ck != NULL)
  220. omap_serial_set_port_wakeup(37);
  221. if (uart2_ck != NULL)
  222. omap_serial_set_port_wakeup(18);
  223. if (uart3_ck != NULL)
  224. omap_serial_set_port_wakeup(49);
  225. return 0;
  226. }
  227. #endif /* CONFIG_OMAP_SERIAL_WAKE */
  228. static int __init omap_init(void)
  229. {
  230. if (!cpu_class_is_omap1())
  231. return -ENODEV;
  232. return platform_device_register(&serial_device);
  233. }
  234. arch_initcall(omap_init);