Home Explore Help
Register Sign In
phyus
/
linux-vybrid_public
8
0
Fork 0
Files Issues 0 Pull Requests 0 Wiki
Tree: 8d82e180b5
Branches Tags
linux-vybrid_pu...
/
arch
/
arm
/
mach-davinci
/
asp.h

asp.h 1.4 KB
History Raw

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849 
  1. /*
    2. 

  2.  * TI DaVinci Audio definitions
    3. 

  3.  */
    4. 

  4. #ifndef __ASM_ARCH_DAVINCI_ASP_H
    5. 

  5. #define __ASM_ARCH_DAVINCI_ASP_H
    6. 

  6. 

  7. /* Bases of dm644x and dm355 register banks */
    8. 

  8. #define DAVINCI_ASP0_BASE	0x01E02000
    9. 

  9. #define DAVINCI_ASP1_BASE	0x01E04000
    10. 

  10. 

  11. /* Bases of dm365 register banks */
    12. 

  12. #define DAVINCI_DM365_ASP0_BASE	0x01D02000
    13. 

  13. 

  14. /* Bases of dm646x register banks */
    15. 

  15. #define DAVINCI_DM646X_MCASP0_REG_BASE		0x01D01000
    16. 

  16. #define DAVINCI_DM646X_MCASP1_REG_BASE		0x01D01800
    17. 

  17. 

  18. /* Bases of da850/da830 McASP0  register banks */
    19. 

  19. #define DAVINCI_DA8XX_MCASP0_REG_BASE	0x01D00000
    20. 

  20. 

  21. /* Bases of da830 McASP1 register banks */
    22. 

  22. #define DAVINCI_DA830_MCASP1_REG_BASE	0x01D04000
    23. 

  23. 

  24. /* EDMA channels of dm644x and dm355 */
    25. 

  25. #define DAVINCI_DMA_ASP0_TX	2
    26. 

  26. #define DAVINCI_DMA_ASP0_RX	3
    27. 

  27. #define DAVINCI_DMA_ASP1_TX	8
    28. 

  28. #define DAVINCI_DMA_ASP1_RX	9
    29. 

  29. 

  30. /* EDMA channels of dm646x */
    31. 

  31. #define DAVINCI_DM646X_DMA_MCASP0_AXEVT0	6
    32. 

  32. #define DAVINCI_DM646X_DMA_MCASP0_AREVT0	9
    33. 

  33. #define DAVINCI_DM646X_DMA_MCASP1_AXEVT1	12
    34. 

  34. 

  35. /* EDMA channels of da850/da830 McASP0 */
    36. 

  36. #define DAVINCI_DA8XX_DMA_MCASP0_AREVT	0
    37. 

  37. #define DAVINCI_DA8XX_DMA_MCASP0_AXEVT	1
    38. 

  38. 

  39. /* EDMA channels of da830 McASP1 */
    40. 

  40. #define DAVINCI_DA830_DMA_MCASP1_AREVT	2
    41. 

  41. #define DAVINCI_DA830_DMA_MCASP1_AXEVT	3
    42. 

  42. 

  43. /* Interrupts */
    44. 

  44. #define DAVINCI_ASP0_RX_INT	IRQ_MBRINT
    45. 

  45. #define DAVINCI_ASP0_TX_INT	IRQ_MBXINT
    46. 

  46. #define DAVINCI_ASP1_RX_INT	IRQ_MBRINT
    47. 

  47. #define DAVINCI_ASP1_TX_INT	IRQ_MBXINT
    48. 

  48. 

  49. #endif /* __ASM_ARCH_DAVINCI_ASP_H */
    50.