mmu_context.h 3.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117
  1. /*
  2. * arch/arm/include/asm/mmu_context.h
  3. *
  4. * Copyright (C) 1996 Russell King.
  5. *
  6. * This program is free software; you can redistribute it and/or modify
  7. * it under the terms of the GNU General Public License version 2 as
  8. * published by the Free Software Foundation.
  9. *
  10. * Changelog:
  11. * 27-06-1996 RMK Created
  12. */
  13. #ifndef __ASM_ARM_MMU_CONTEXT_H
  14. #define __ASM_ARM_MMU_CONTEXT_H
  15. #include <linux/compiler.h>
  16. #include <linux/sched.h>
  17. #include <asm/cacheflush.h>
  18. #include <asm/cachetype.h>
  19. #include <asm/proc-fns.h>
  20. #include <asm-generic/mm_hooks.h>
  21. void __check_vmalloc_seq(struct mm_struct *mm);
  22. #ifdef CONFIG_CPU_HAS_ASID
  23. void check_and_switch_context(struct mm_struct *mm, struct task_struct *tsk);
  24. #define init_new_context(tsk,mm) ({ atomic64_set(&mm->context.id, 0); 0; })
  25. DECLARE_PER_CPU(atomic64_t, active_asids);
  26. #else /* !CONFIG_CPU_HAS_ASID */
  27. #ifdef CONFIG_MMU
  28. static inline void check_and_switch_context(struct mm_struct *mm,
  29. struct task_struct *tsk)
  30. {
  31. if (unlikely(mm->context.vmalloc_seq != init_mm.context.vmalloc_seq))
  32. __check_vmalloc_seq(mm);
  33. if (irqs_disabled())
  34. /*
  35. * cpu_switch_mm() needs to flush the VIVT caches. To avoid
  36. * high interrupt latencies, defer the call and continue
  37. * running with the old mm. Since we only support UP systems
  38. * on non-ASID CPUs, the old mm will remain valid until the
  39. * finish_arch_post_lock_switch() call.
  40. */
  41. set_ti_thread_flag(task_thread_info(tsk), TIF_SWITCH_MM);
  42. else
  43. cpu_switch_mm(mm->pgd, mm);
  44. }
  45. #define finish_arch_post_lock_switch \
  46. finish_arch_post_lock_switch
  47. static inline void finish_arch_post_lock_switch(void)
  48. {
  49. if (test_and_clear_thread_flag(TIF_SWITCH_MM)) {
  50. struct mm_struct *mm = current->mm;
  51. cpu_switch_mm(mm->pgd, mm);
  52. }
  53. }
  54. #endif /* CONFIG_MMU */
  55. #define init_new_context(tsk,mm) 0
  56. #endif /* CONFIG_CPU_HAS_ASID */
  57. #define destroy_context(mm) do { } while(0)
  58. #define activate_mm(prev,next) switch_mm(prev, next, NULL)
  59. /*
  60. * This is called when "tsk" is about to enter lazy TLB mode.
  61. *
  62. * mm: describes the currently active mm context
  63. * tsk: task which is entering lazy tlb
  64. * cpu: cpu number which is entering lazy tlb
  65. *
  66. * tsk->mm will be NULL
  67. */
  68. static inline void
  69. enter_lazy_tlb(struct mm_struct *mm, struct task_struct *tsk)
  70. {
  71. }
  72. /*
  73. * This is the actual mm switch as far as the scheduler
  74. * is concerned. No registers are touched. We avoid
  75. * calling the CPU specific function when the mm hasn't
  76. * actually changed.
  77. */
  78. static inline void
  79. switch_mm(struct mm_struct *prev, struct mm_struct *next,
  80. struct task_struct *tsk)
  81. {
  82. #ifdef CONFIG_MMU
  83. unsigned int cpu = smp_processor_id();
  84. #ifdef CONFIG_SMP
  85. /* check for possible thread migration */
  86. if (!cpumask_empty(mm_cpumask(next)) &&
  87. !cpumask_test_cpu(cpu, mm_cpumask(next)))
  88. __flush_icache_all();
  89. #endif
  90. if (!cpumask_test_and_set_cpu(cpu, mm_cpumask(next)) || prev != next) {
  91. check_and_switch_context(next, tsk);
  92. if (cache_is_vivt())
  93. cpumask_clear_cpu(cpu, mm_cpumask(prev));
  94. }
  95. #endif
  96. }
  97. #define deactivate_mm(tsk,mm) do { } while (0)
  98. #endif