azt3328.h 9.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174
  1. #ifndef __SOUND_AZT3328_H
  2. #define __SOUND_AZT3328_H
  3. /* "PU" == "power-up value", as tested on PCI168 PCI rev. 10 */
  4. /*** main I/O area port indices ***/
  5. /* (only 0x70 of 0x80 bytes saved/restored by Windows driver) */
  6. /* the driver initialisation suggests a layout of 4 main areas:
  7. * from 0x00 (playback), from 0x20 (recording) and from 0x40 (maybe MPU401??).
  8. * And another area from 0x60 to 0x6f (DirectX timer, IRQ management,
  9. * power management etc.???). */
  10. /** playback area **/
  11. #define IDX_IO_PLAY_FLAGS 0x00 /* PU:0x0000 */
  12. /* able to reactivate output after output muting due to 8/16bit
  13. * output change, just like 0x0002.
  14. * 0x0001 is the only bit that's able to start the DMA counter */
  15. #define DMA_RESUME 0x0001 /* paused if cleared ? */
  16. /* 0x0002 *temporarily* set during DMA stopping. hmm
  17. * both 0x0002 and 0x0004 set in playback setup. */
  18. /* able to reactivate output after output muting due to 8/16bit
  19. * output change, just like 0x0001. */
  20. #define DMA_PLAY_SOMETHING1 0x0002 /* \ alternated (toggled) */
  21. /* 0x0004: NOT able to reactivate output */
  22. #define DMA_PLAY_SOMETHING2 0x0004 /* / bits */
  23. #define SOMETHING_ALMOST_ALWAYS_SET 0x0008 /* ???; can be modified */
  24. #define DMA_EPILOGUE_SOMETHING 0x0010
  25. #define DMA_SOMETHING_ELSE 0x0020 /* ??? */
  26. #define SOMETHING_UNMODIFIABLE 0xffc0 /* unused ? not modifiable */
  27. #define IDX_IO_PLAY_IRQTYPE 0x02 /* PU:0x0001 */
  28. /* write back to flags in case flags are set, in order to ACK IRQ in handler
  29. * (bit 1 of port 0x64 indicates interrupt for one of these three types)
  30. * sometimes in this case it just writes 0xffff to globally ACK all IRQs
  31. * settings written are not reflected when reading back, though.
  32. * seems to be IRQ, too (frequently used: port |= 0x07 !), but who knows ? */
  33. #define IRQ_PLAY_SOMETHING 0x0001 /* something & ACK */
  34. #define IRQ_FINISHED_PLAYBUF_1 0x0002 /* 1st dmabuf finished & ACK */
  35. #define IRQ_FINISHED_PLAYBUF_2 0x0004 /* 2nd dmabuf finished & ACK */
  36. #define IRQMASK_SOME_STATUS_1 0x0008 /* \ related bits */
  37. #define IRQMASK_SOME_STATUS_2 0x0010 /* / (checked together in loop) */
  38. #define IRQMASK_UNMODIFIABLE 0xffe0 /* unused ? not modifiable */
  39. #define IDX_IO_PLAY_DMA_START_1 0x04 /* start address of 1st DMA play area, PU:0x00000000 */
  40. #define IDX_IO_PLAY_DMA_START_2 0x08 /* start address of 2nd DMA play area, PU:0x00000000 */
  41. #define IDX_IO_PLAY_DMA_LEN_1 0x0c /* length of 1st DMA play area, PU:0x0000 */
  42. #define IDX_IO_PLAY_DMA_LEN_2 0x0e /* length of 2nd DMA play area, PU:0x0000 */
  43. #define IDX_IO_PLAY_DMA_CURRPOS 0x10 /* current DMA position, PU:0x00000000 */
  44. #define IDX_IO_PLAY_DMA_CURROFS 0x14 /* offset within current DMA play area, PU:0x0000 */
  45. #define IDX_IO_PLAY_SOUNDFORMAT 0x16 /* PU:0x0010 */
  46. /* all unspecified bits can't be modified */
  47. #define SOUNDFORMAT_FREQUENCY_MASK 0x000f
  48. #define SOUNDFORMAT_XTAL1 0x00
  49. #define SOUNDFORMAT_XTAL2 0x01
  50. /* all _SUSPECTED_ values are not used by Windows drivers, so we don't
  51. * have any hard facts, only rough measurements */
  52. #define SOUNDFORMAT_FREQ_SUSPECTED_4000 0x0c | SOUNDFORMAT_XTAL1
  53. #define SOUNDFORMAT_FREQ_SUSPECTED_4800 0x0a | SOUNDFORMAT_XTAL1
  54. #define SOUNDFORMAT_FREQ_5510 0x0c | SOUNDFORMAT_XTAL2
  55. #define SOUNDFORMAT_FREQ_6620 0x0a | SOUNDFORMAT_XTAL2
  56. #define SOUNDFORMAT_FREQ_8000 0x00 | SOUNDFORMAT_XTAL1 /* also 0x0e | SOUNDFORMAT_XTAL1? */
  57. #define SOUNDFORMAT_FREQ_9600 0x08 | SOUNDFORMAT_XTAL1
  58. #define SOUNDFORMAT_FREQ_11025 0x00 | SOUNDFORMAT_XTAL2 /* also 0x0e | SOUNDFORMAT_XTAL2? */
  59. #define SOUNDFORMAT_FREQ_SUSPECTED_13240 0x08 | SOUNDFORMAT_XTAL2 /* seems to be 6620 *2 */
  60. #define SOUNDFORMAT_FREQ_16000 0x02 | SOUNDFORMAT_XTAL1
  61. #define SOUNDFORMAT_FREQ_22050 0x02 | SOUNDFORMAT_XTAL2
  62. #define SOUNDFORMAT_FREQ_32000 0x04 | SOUNDFORMAT_XTAL1
  63. #define SOUNDFORMAT_FREQ_44100 0x04 | SOUNDFORMAT_XTAL2
  64. #define SOUNDFORMAT_FREQ_48000 0x06 | SOUNDFORMAT_XTAL1
  65. #define SOUNDFORMAT_FREQ_SUSPECTED_66200 0x06 | SOUNDFORMAT_XTAL2 /* 66200 (13240 * 5); 64000 may have been nicer :-\ */
  66. #define SOUNDFORMAT_FLAG_16BIT 0x0010
  67. #define SOUNDFORMAT_FLAG_2CHANNELS 0x0020
  68. /** recording area (see also: playback bit flag definitions) **/
  69. #define IDX_IO_REC_FLAGS 0x20 /* ??, PU:0x0000 */
  70. #define IDX_IO_REC_IRQTYPE 0x22 /* ??, PU:0x0000 */
  71. #define IRQ_REC_SOMETHING 0x0001 /* something & ACK */
  72. #define IRQ_FINISHED_RECBUF_1 0x0002 /* 1st dmabuf finished & ACK */
  73. #define IRQ_FINISHED_RECBUF_2 0x0004 /* 2nd dmabuf finished & ACK */
  74. /* hmm, maybe these are just the corresponding *recording* flags ?
  75. * but OTOH they are most likely at port 0x22 instead */
  76. #define IRQMASK_SOME_STATUS_1 0x0008 /* \ related bits */
  77. #define IRQMASK_SOME_STATUS_2 0x0010 /* / (checked together in loop) */
  78. #define IDX_IO_REC_DMA_START_1 0x24 /* PU:0x00000000 */
  79. #define IDX_IO_REC_DMA_START_2 0x28 /* PU:0x00000000 */
  80. #define IDX_IO_REC_DMA_LEN_1 0x2c /* PU:0x0000 */
  81. #define IDX_IO_REC_DMA_LEN_2 0x2e /* PU:0x0000 */
  82. #define IDX_IO_REC_DMA_CURRPOS 0x30 /* PU:0x00000000 */
  83. #define IDX_IO_REC_DMA_CURROFS 0x34 /* PU:0x00000000 */
  84. #define IDX_IO_REC_SOUNDFORMAT 0x36 /* PU:0x0000 */
  85. /** hmm, what is this I/O area for? MPU401?? (after playback, recording, ???, timer) **/
  86. #define IDX_IO_SOMETHING_FLAGS 0x40 /* gets set to 0x34 just like port 0x0 and 0x20 on card init, PU:0x0000 */
  87. /* general */
  88. #define IDX_IO_42H 0x42 /* PU:0x0001 */
  89. /** DirectX timer, main interrupt area (FIXME: and something else?) **/
  90. #define IDX_IO_TIMER_VALUE 0x60 /* found this timer area by pure luck :-) */
  91. #define TIMER_VALUE_MASK 0x000fffffUL /* timer countdown value; triggers IRQ when timer is finished */
  92. #define TIMER_ENABLE_COUNTDOWN 0x01000000UL /* activate the timer countdown */
  93. #define TIMER_ENABLE_IRQ 0x02000000UL /* trigger timer IRQ on zero transition */
  94. #define TIMER_ACK_IRQ 0x04000000UL /* being set in IRQ handler in case port 0x00 (hmm, not port 0x64!?!?) had 0x0020 set upon IRQ handler */
  95. #define IDX_IO_IRQSTATUS 0x64
  96. #define IRQ_PLAYBACK 0x0001
  97. #define IRQ_RECORDING 0x0002
  98. #define IRQ_MPU401 0x0010
  99. #define IRQ_TIMER 0x0020 /* DirectX timer */
  100. #define IRQ_UNKNOWN1 0x0040 /* probably unused */
  101. #define IRQ_UNKNOWN2 0x0080 /* probably unused */
  102. #define IDX_IO_66H 0x66 /* writing 0xffff returns 0x0000 */
  103. #define IDX_IO_SOME_VALUE 0x68 /* this is set to e.g. 0x3ff or 0x300, and writable; maybe some buffer limit, but I couldn't find out more, PU:0x00ff */
  104. #define IDX_IO_6AH 0x6A /* this WORD can be set to have bits 0x0028 activated; actually inhibits PCM playback!!! maybe power management?? */
  105. #define IDX_IO_6CH 0x6C
  106. #define IDX_IO_6EH 0x6E /* writing 0xffff returns 0x83fe */
  107. /* further I/O indices not saved/restored, so probably not used */
  108. /*** I/O 2 area port indices ***/
  109. /* (only 0x06 of 0x08 bytes saved/restored by Windows driver) */
  110. #define IDX_IO2_LEGACY_ADDR 0x04
  111. #define LEGACY_SOMETHING 0x01 /* OPL3?? */
  112. #define LEGACY_JOY 0x08
  113. /*** mixer I/O area port indices ***/
  114. /* (only 0x22 of 0x40 bytes saved/restored by Windows driver)
  115. * generally spoken: AC97 register index = AZF3328 mixer reg index + 2
  116. * (in other words: AZF3328 NOT fully AC97 compliant) */
  117. #define MIXER_VOLUME_RIGHT_MASK 0x001f
  118. #define MIXER_VOLUME_LEFT_MASK 0x1f00
  119. #define MIXER_MUTE_MASK 0x8000
  120. #define IDX_MIXER_RESET 0x00 /* does NOT seem to have AC97 ID bits */
  121. #define IDX_MIXER_PLAY_MASTER 0x02
  122. #define IDX_MIXER_MODEMOUT 0x04
  123. #define IDX_MIXER_BASSTREBLE 0x06
  124. #define MIXER_BASSTREBLE_TREBLE_VOLUME_MASK 0x000e
  125. #define MIXER_BASSTREBLE_BASS_VOLUME_MASK 0x0e00
  126. #define IDX_MIXER_PCBEEP 0x08
  127. #define IDX_MIXER_MODEMIN 0x0a
  128. #define IDX_MIXER_MIC 0x0c
  129. #define MIXER_MIC_MICGAIN_20DB_ENHANCEMENT_MASK 0x0040
  130. #define IDX_MIXER_LINEIN 0x0e
  131. #define IDX_MIXER_CDAUDIO 0x10
  132. #define IDX_MIXER_VIDEO 0x12
  133. #define IDX_MIXER_AUX 0x14
  134. #define IDX_MIXER_WAVEOUT 0x16
  135. #define IDX_MIXER_FMSYNTH 0x18
  136. #define IDX_MIXER_REC_SELECT 0x1a
  137. #define MIXER_REC_SELECT_MIC 0x00
  138. #define MIXER_REC_SELECT_CD 0x01
  139. #define MIXER_REC_SELECT_VIDEO 0x02
  140. #define MIXER_REC_SELECT_AUX 0x03
  141. #define MIXER_REC_SELECT_LINEIN 0x04
  142. #define MIXER_REC_SELECT_MIXSTEREO 0x05
  143. #define MIXER_REC_SELECT_MIXMONO 0x06
  144. #define MIXER_REC_SELECT_MONOIN 0x07
  145. #define IDX_MIXER_REC_VOLUME 0x1c
  146. #define IDX_MIXER_ADVCTL1 0x1e
  147. /* unlisted bits are unmodifiable */
  148. #define MIXER_ADVCTL1_3DWIDTH_MASK 0x000e
  149. #define MIXER_ADVCTL1_HIFI3D_MASK 0x0300
  150. #define IDX_MIXER_ADVCTL2 0x20 /* resembles AC97_GENERAL_PURPOSE reg! */
  151. /* unlisted bits are unmodifiable */
  152. #define MIXER_ADVCTL2_BIT7 0x0080 /* WaveOut 3D Bypass? mutes WaveOut at LineOut */
  153. #define MIXER_ADVCTL2_BIT8 0x0100 /* is this Modem Out Select? */
  154. #define MIXER_ADVCTL2_BIT9 0x0200 /* Mono Select Source? */
  155. #define MIXER_ADVCTL2_BIT13 0x2000 /* 3D enable? */
  156. #define MIXER_ADVCTL2_BIT15 0x8000 /* unknown */
  157. #define IDX_MIXER_SOMETHING30H 0x30 /* used, but unknown??? */
  158. /* driver internal flags */
  159. #define SET_CHAN_LEFT 1
  160. #define SET_CHAN_RIGHT 2
  161. #endif /* __SOUND_AZT3328_H */