ak4117.c 17 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559
  1. /*
  2. * Routines for control of the AK4117 via 4-wire serial interface
  3. * IEC958 (S/PDIF) receiver by Asahi Kasei
  4. * Copyright (c) by Jaroslav Kysela <perex@suse.cz>
  5. *
  6. *
  7. * This program is free software; you can redistribute it and/or modify
  8. * it under the terms of the GNU General Public License as published by
  9. * the Free Software Foundation; either version 2 of the License, or
  10. * (at your option) any later version.
  11. *
  12. * This program is distributed in the hope that it will be useful,
  13. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  14. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  15. * GNU General Public License for more details.
  16. *
  17. * You should have received a copy of the GNU General Public License
  18. * along with this program; if not, write to the Free Software
  19. * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
  20. *
  21. */
  22. #include <sound/driver.h>
  23. #include <linux/slab.h>
  24. #include <linux/delay.h>
  25. #include <sound/core.h>
  26. #include <sound/control.h>
  27. #include <sound/pcm.h>
  28. #include <sound/ak4117.h>
  29. #include <sound/asoundef.h>
  30. MODULE_AUTHOR("Jaroslav Kysela <perex@suse.cz>");
  31. MODULE_DESCRIPTION("AK4117 IEC958 (S/PDIF) receiver by Asahi Kasei");
  32. MODULE_LICENSE("GPL");
  33. #define AK4117_ADDR 0x00 /* fixed address */
  34. static void snd_ak4117_timer(unsigned long data);
  35. static void reg_write(struct ak4117 *ak4117, unsigned char reg, unsigned char val)
  36. {
  37. ak4117->write(ak4117->private_data, reg, val);
  38. if (reg < sizeof(ak4117->regmap))
  39. ak4117->regmap[reg] = val;
  40. }
  41. static inline unsigned char reg_read(struct ak4117 *ak4117, unsigned char reg)
  42. {
  43. return ak4117->read(ak4117->private_data, reg);
  44. }
  45. #if 0
  46. static void reg_dump(struct ak4117 *ak4117)
  47. {
  48. int i;
  49. printk(KERN_DEBUG "AK4117 REG DUMP:\n");
  50. for (i = 0; i < 0x1b; i++)
  51. printk(KERN_DEBUG "reg[%02x] = %02x (%02x)\n", i, reg_read(ak4117, i), i < sizeof(ak4117->regmap) ? ak4117->regmap[i] : 0);
  52. }
  53. #endif
  54. static void snd_ak4117_free(struct ak4117 *chip)
  55. {
  56. del_timer(&chip->timer);
  57. kfree(chip);
  58. }
  59. static int snd_ak4117_dev_free(struct snd_device *device)
  60. {
  61. struct ak4117 *chip = device->device_data;
  62. snd_ak4117_free(chip);
  63. return 0;
  64. }
  65. int snd_ak4117_create(struct snd_card *card, ak4117_read_t *read, ak4117_write_t *write,
  66. unsigned char pgm[5], void *private_data, struct ak4117 **r_ak4117)
  67. {
  68. struct ak4117 *chip;
  69. int err = 0;
  70. unsigned char reg;
  71. static struct snd_device_ops ops = {
  72. .dev_free = snd_ak4117_dev_free,
  73. };
  74. chip = kzalloc(sizeof(*chip), GFP_KERNEL);
  75. if (chip == NULL)
  76. return -ENOMEM;
  77. spin_lock_init(&chip->lock);
  78. chip->card = card;
  79. chip->read = read;
  80. chip->write = write;
  81. chip->private_data = private_data;
  82. init_timer(&chip->timer);
  83. chip->timer.data = (unsigned long)chip;
  84. chip->timer.function = snd_ak4117_timer;
  85. for (reg = 0; reg < 5; reg++)
  86. chip->regmap[reg] = pgm[reg];
  87. snd_ak4117_reinit(chip);
  88. chip->rcs0 = reg_read(chip, AK4117_REG_RCS0) & ~(AK4117_QINT | AK4117_CINT | AK4117_STC);
  89. chip->rcs1 = reg_read(chip, AK4117_REG_RCS1);
  90. chip->rcs2 = reg_read(chip, AK4117_REG_RCS2);
  91. if ((err = snd_device_new(card, SNDRV_DEV_CODEC, chip, &ops)) < 0)
  92. goto __fail;
  93. if (r_ak4117)
  94. *r_ak4117 = chip;
  95. return 0;
  96. __fail:
  97. snd_ak4117_free(chip);
  98. return err < 0 ? err : -EIO;
  99. }
  100. void snd_ak4117_reg_write(struct ak4117 *chip, unsigned char reg, unsigned char mask, unsigned char val)
  101. {
  102. if (reg >= 5)
  103. return;
  104. reg_write(chip, reg, (chip->regmap[reg] & ~mask) | val);
  105. }
  106. void snd_ak4117_reinit(struct ak4117 *chip)
  107. {
  108. unsigned char old = chip->regmap[AK4117_REG_PWRDN], reg;
  109. del_timer(&chip->timer);
  110. chip->init = 1;
  111. /* bring the chip to reset state and powerdown state */
  112. reg_write(chip, AK4117_REG_PWRDN, 0);
  113. udelay(200);
  114. /* release reset, but leave powerdown */
  115. reg_write(chip, AK4117_REG_PWRDN, (old | AK4117_RST) & ~AK4117_PWN);
  116. udelay(200);
  117. for (reg = 1; reg < 5; reg++)
  118. reg_write(chip, reg, chip->regmap[reg]);
  119. /* release powerdown, everything is initialized now */
  120. reg_write(chip, AK4117_REG_PWRDN, old | AK4117_RST | AK4117_PWN);
  121. chip->init = 0;
  122. chip->timer.expires = 1 + jiffies;
  123. add_timer(&chip->timer);
  124. }
  125. static unsigned int external_rate(unsigned char rcs1)
  126. {
  127. switch (rcs1 & (AK4117_FS0|AK4117_FS1|AK4117_FS2|AK4117_FS3)) {
  128. case AK4117_FS_32000HZ: return 32000;
  129. case AK4117_FS_44100HZ: return 44100;
  130. case AK4117_FS_48000HZ: return 48000;
  131. case AK4117_FS_88200HZ: return 88200;
  132. case AK4117_FS_96000HZ: return 96000;
  133. case AK4117_FS_176400HZ: return 176400;
  134. case AK4117_FS_192000HZ: return 192000;
  135. default: return 0;
  136. }
  137. }
  138. static int snd_ak4117_in_error_info(struct snd_kcontrol *kcontrol,
  139. struct snd_ctl_elem_info *uinfo)
  140. {
  141. uinfo->type = SNDRV_CTL_ELEM_TYPE_INTEGER;
  142. uinfo->count = 1;
  143. uinfo->value.integer.min = 0;
  144. uinfo->value.integer.max = LONG_MAX;
  145. return 0;
  146. }
  147. static int snd_ak4117_in_error_get(struct snd_kcontrol *kcontrol,
  148. struct snd_ctl_elem_value *ucontrol)
  149. {
  150. struct ak4117 *chip = snd_kcontrol_chip(kcontrol);
  151. long *ptr;
  152. spin_lock_irq(&chip->lock);
  153. ptr = (long *)(((char *)chip) + kcontrol->private_value);
  154. ucontrol->value.integer.value[0] = *ptr;
  155. *ptr = 0;
  156. spin_unlock_irq(&chip->lock);
  157. return 0;
  158. }
  159. static int snd_ak4117_in_bit_info(struct snd_kcontrol *kcontrol,
  160. struct snd_ctl_elem_info *uinfo)
  161. {
  162. uinfo->type = SNDRV_CTL_ELEM_TYPE_BOOLEAN;
  163. uinfo->count = 1;
  164. uinfo->value.integer.min = 0;
  165. uinfo->value.integer.max = 1;
  166. return 0;
  167. }
  168. static int snd_ak4117_in_bit_get(struct snd_kcontrol *kcontrol,
  169. struct snd_ctl_elem_value *ucontrol)
  170. {
  171. struct ak4117 *chip = snd_kcontrol_chip(kcontrol);
  172. unsigned char reg = kcontrol->private_value & 0xff;
  173. unsigned char bit = (kcontrol->private_value >> 8) & 0xff;
  174. unsigned char inv = (kcontrol->private_value >> 31) & 1;
  175. ucontrol->value.integer.value[0] = ((reg_read(chip, reg) & (1 << bit)) ? 1 : 0) ^ inv;
  176. return 0;
  177. }
  178. static int snd_ak4117_rx_info(struct snd_kcontrol *kcontrol,
  179. struct snd_ctl_elem_info *uinfo)
  180. {
  181. uinfo->type = SNDRV_CTL_ELEM_TYPE_INTEGER;
  182. uinfo->count = 1;
  183. uinfo->value.integer.min = 0;
  184. uinfo->value.integer.max = 1;
  185. return 0;
  186. }
  187. static int snd_ak4117_rx_get(struct snd_kcontrol *kcontrol,
  188. struct snd_ctl_elem_value *ucontrol)
  189. {
  190. struct ak4117 *chip = snd_kcontrol_chip(kcontrol);
  191. ucontrol->value.integer.value[0] = (chip->regmap[AK4117_REG_IO] & AK4117_IPS) ? 1 : 0;
  192. return 0;
  193. }
  194. static int snd_ak4117_rx_put(struct snd_kcontrol *kcontrol,
  195. struct snd_ctl_elem_value *ucontrol)
  196. {
  197. struct ak4117 *chip = snd_kcontrol_chip(kcontrol);
  198. int change;
  199. u8 old_val;
  200. spin_lock_irq(&chip->lock);
  201. old_val = chip->regmap[AK4117_REG_IO];
  202. change = !!ucontrol->value.integer.value[0] != ((old_val & AK4117_IPS) ? 1 : 0);
  203. if (change)
  204. reg_write(chip, AK4117_REG_IO, (old_val & ~AK4117_IPS) | (ucontrol->value.integer.value[0] ? AK4117_IPS : 0));
  205. spin_unlock_irq(&chip->lock);
  206. return change;
  207. }
  208. static int snd_ak4117_rate_info(struct snd_kcontrol *kcontrol,
  209. struct snd_ctl_elem_info *uinfo)
  210. {
  211. uinfo->type = SNDRV_CTL_ELEM_TYPE_INTEGER;
  212. uinfo->count = 1;
  213. uinfo->value.integer.min = 0;
  214. uinfo->value.integer.max = 192000;
  215. return 0;
  216. }
  217. static int snd_ak4117_rate_get(struct snd_kcontrol *kcontrol,
  218. struct snd_ctl_elem_value *ucontrol)
  219. {
  220. struct ak4117 *chip = snd_kcontrol_chip(kcontrol);
  221. ucontrol->value.integer.value[0] = external_rate(reg_read(chip, AK4117_REG_RCS1));
  222. return 0;
  223. }
  224. static int snd_ak4117_spdif_info(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_info *uinfo)
  225. {
  226. uinfo->type = SNDRV_CTL_ELEM_TYPE_IEC958;
  227. uinfo->count = 1;
  228. return 0;
  229. }
  230. static int snd_ak4117_spdif_get(struct snd_kcontrol *kcontrol,
  231. struct snd_ctl_elem_value *ucontrol)
  232. {
  233. struct ak4117 *chip = snd_kcontrol_chip(kcontrol);
  234. unsigned i;
  235. for (i = 0; i < AK4117_REG_RXCSB_SIZE; i++)
  236. ucontrol->value.iec958.status[i] = reg_read(chip, AK4117_REG_RXCSB0 + i);
  237. return 0;
  238. }
  239. static int snd_ak4117_spdif_mask_info(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_info *uinfo)
  240. {
  241. uinfo->type = SNDRV_CTL_ELEM_TYPE_IEC958;
  242. uinfo->count = 1;
  243. return 0;
  244. }
  245. static int snd_ak4117_spdif_mask_get(struct snd_kcontrol *kcontrol,
  246. struct snd_ctl_elem_value *ucontrol)
  247. {
  248. memset(ucontrol->value.iec958.status, 0xff, AK4117_REG_RXCSB_SIZE);
  249. return 0;
  250. }
  251. static int snd_ak4117_spdif_pinfo(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_info *uinfo)
  252. {
  253. uinfo->type = SNDRV_CTL_ELEM_TYPE_INTEGER;
  254. uinfo->value.integer.min = 0;
  255. uinfo->value.integer.max = 0xffff;
  256. uinfo->count = 4;
  257. return 0;
  258. }
  259. static int snd_ak4117_spdif_pget(struct snd_kcontrol *kcontrol,
  260. struct snd_ctl_elem_value *ucontrol)
  261. {
  262. struct ak4117 *chip = snd_kcontrol_chip(kcontrol);
  263. unsigned short tmp;
  264. ucontrol->value.integer.value[0] = 0xf8f2;
  265. ucontrol->value.integer.value[1] = 0x4e1f;
  266. tmp = reg_read(chip, AK4117_REG_Pc0) | (reg_read(chip, AK4117_REG_Pc1) << 8);
  267. ucontrol->value.integer.value[2] = tmp;
  268. tmp = reg_read(chip, AK4117_REG_Pd0) | (reg_read(chip, AK4117_REG_Pd1) << 8);
  269. ucontrol->value.integer.value[3] = tmp;
  270. return 0;
  271. }
  272. static int snd_ak4117_spdif_qinfo(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_info *uinfo)
  273. {
  274. uinfo->type = SNDRV_CTL_ELEM_TYPE_BYTES;
  275. uinfo->count = AK4117_REG_QSUB_SIZE;
  276. return 0;
  277. }
  278. static int snd_ak4117_spdif_qget(struct snd_kcontrol *kcontrol,
  279. struct snd_ctl_elem_value *ucontrol)
  280. {
  281. struct ak4117 *chip = snd_kcontrol_chip(kcontrol);
  282. unsigned i;
  283. for (i = 0; i < AK4117_REG_QSUB_SIZE; i++)
  284. ucontrol->value.bytes.data[i] = reg_read(chip, AK4117_REG_QSUB_ADDR + i);
  285. return 0;
  286. }
  287. /* Don't forget to change AK4117_CONTROLS define!!! */
  288. static struct snd_kcontrol_new snd_ak4117_iec958_controls[] = {
  289. {
  290. .iface = SNDRV_CTL_ELEM_IFACE_PCM,
  291. .name = "IEC958 Parity Errors",
  292. .access = SNDRV_CTL_ELEM_ACCESS_READ | SNDRV_CTL_ELEM_ACCESS_VOLATILE,
  293. .info = snd_ak4117_in_error_info,
  294. .get = snd_ak4117_in_error_get,
  295. .private_value = offsetof(struct ak4117, parity_errors),
  296. },
  297. {
  298. .iface = SNDRV_CTL_ELEM_IFACE_PCM,
  299. .name = "IEC958 V-Bit Errors",
  300. .access = SNDRV_CTL_ELEM_ACCESS_READ | SNDRV_CTL_ELEM_ACCESS_VOLATILE,
  301. .info = snd_ak4117_in_error_info,
  302. .get = snd_ak4117_in_error_get,
  303. .private_value = offsetof(struct ak4117, v_bit_errors),
  304. },
  305. {
  306. .iface = SNDRV_CTL_ELEM_IFACE_PCM,
  307. .name = "IEC958 C-CRC Errors",
  308. .access = SNDRV_CTL_ELEM_ACCESS_READ | SNDRV_CTL_ELEM_ACCESS_VOLATILE,
  309. .info = snd_ak4117_in_error_info,
  310. .get = snd_ak4117_in_error_get,
  311. .private_value = offsetof(struct ak4117, ccrc_errors),
  312. },
  313. {
  314. .iface = SNDRV_CTL_ELEM_IFACE_PCM,
  315. .name = "IEC958 Q-CRC Errors",
  316. .access = SNDRV_CTL_ELEM_ACCESS_READ | SNDRV_CTL_ELEM_ACCESS_VOLATILE,
  317. .info = snd_ak4117_in_error_info,
  318. .get = snd_ak4117_in_error_get,
  319. .private_value = offsetof(struct ak4117, qcrc_errors),
  320. },
  321. {
  322. .iface = SNDRV_CTL_ELEM_IFACE_PCM,
  323. .name = "IEC958 External Rate",
  324. .access = SNDRV_CTL_ELEM_ACCESS_READ | SNDRV_CTL_ELEM_ACCESS_VOLATILE,
  325. .info = snd_ak4117_rate_info,
  326. .get = snd_ak4117_rate_get,
  327. },
  328. {
  329. .iface = SNDRV_CTL_ELEM_IFACE_PCM,
  330. .name = SNDRV_CTL_NAME_IEC958("",CAPTURE,MASK),
  331. .access = SNDRV_CTL_ELEM_ACCESS_READ,
  332. .info = snd_ak4117_spdif_mask_info,
  333. .get = snd_ak4117_spdif_mask_get,
  334. },
  335. {
  336. .iface = SNDRV_CTL_ELEM_IFACE_PCM,
  337. .name = SNDRV_CTL_NAME_IEC958("",CAPTURE,DEFAULT),
  338. .access = SNDRV_CTL_ELEM_ACCESS_READ | SNDRV_CTL_ELEM_ACCESS_VOLATILE,
  339. .info = snd_ak4117_spdif_info,
  340. .get = snd_ak4117_spdif_get,
  341. },
  342. {
  343. .iface = SNDRV_CTL_ELEM_IFACE_PCM,
  344. .name = "IEC958 Preample Capture Default",
  345. .access = SNDRV_CTL_ELEM_ACCESS_READ | SNDRV_CTL_ELEM_ACCESS_VOLATILE,
  346. .info = snd_ak4117_spdif_pinfo,
  347. .get = snd_ak4117_spdif_pget,
  348. },
  349. {
  350. .iface = SNDRV_CTL_ELEM_IFACE_PCM,
  351. .name = "IEC958 Q-subcode Capture Default",
  352. .access = SNDRV_CTL_ELEM_ACCESS_READ | SNDRV_CTL_ELEM_ACCESS_VOLATILE,
  353. .info = snd_ak4117_spdif_qinfo,
  354. .get = snd_ak4117_spdif_qget,
  355. },
  356. {
  357. .iface = SNDRV_CTL_ELEM_IFACE_PCM,
  358. .name = "IEC958 Audio",
  359. .access = SNDRV_CTL_ELEM_ACCESS_READ | SNDRV_CTL_ELEM_ACCESS_VOLATILE,
  360. .info = snd_ak4117_in_bit_info,
  361. .get = snd_ak4117_in_bit_get,
  362. .private_value = (1<<31) | (3<<8) | AK4117_REG_RCS0,
  363. },
  364. {
  365. .iface = SNDRV_CTL_ELEM_IFACE_PCM,
  366. .name = "IEC958 Non-PCM Bitstream",
  367. .access = SNDRV_CTL_ELEM_ACCESS_READ | SNDRV_CTL_ELEM_ACCESS_VOLATILE,
  368. .info = snd_ak4117_in_bit_info,
  369. .get = snd_ak4117_in_bit_get,
  370. .private_value = (5<<8) | AK4117_REG_RCS1,
  371. },
  372. {
  373. .iface = SNDRV_CTL_ELEM_IFACE_PCM,
  374. .name = "IEC958 DTS Bitstream",
  375. .access = SNDRV_CTL_ELEM_ACCESS_READ | SNDRV_CTL_ELEM_ACCESS_VOLATILE,
  376. .info = snd_ak4117_in_bit_info,
  377. .get = snd_ak4117_in_bit_get,
  378. .private_value = (6<<8) | AK4117_REG_RCS1,
  379. },
  380. {
  381. .iface = SNDRV_CTL_ELEM_IFACE_PCM,
  382. .name = "AK4117 Input Select",
  383. .access = SNDRV_CTL_ELEM_ACCESS_READ | SNDRV_CTL_ELEM_ACCESS_WRITE,
  384. .info = snd_ak4117_rx_info,
  385. .get = snd_ak4117_rx_get,
  386. .put = snd_ak4117_rx_put,
  387. }
  388. };
  389. int snd_ak4117_build(struct ak4117 *ak4117, struct snd_pcm_substream *cap_substream)
  390. {
  391. struct snd_kcontrol *kctl;
  392. unsigned int idx;
  393. int err;
  394. snd_assert(cap_substream, return -EINVAL);
  395. ak4117->substream = cap_substream;
  396. for (idx = 0; idx < AK4117_CONTROLS; idx++) {
  397. kctl = snd_ctl_new1(&snd_ak4117_iec958_controls[idx], ak4117);
  398. if (kctl == NULL)
  399. return -ENOMEM;
  400. kctl->id.device = cap_substream->pcm->device;
  401. kctl->id.subdevice = cap_substream->number;
  402. err = snd_ctl_add(ak4117->card, kctl);
  403. if (err < 0)
  404. return err;
  405. ak4117->kctls[idx] = kctl;
  406. }
  407. return 0;
  408. }
  409. int snd_ak4117_external_rate(struct ak4117 *ak4117)
  410. {
  411. unsigned char rcs1;
  412. rcs1 = reg_read(ak4117, AK4117_REG_RCS1);
  413. return external_rate(rcs1);
  414. }
  415. int snd_ak4117_check_rate_and_errors(struct ak4117 *ak4117, unsigned int flags)
  416. {
  417. struct snd_pcm_runtime *runtime = ak4117->substream ? ak4117->substream->runtime : NULL;
  418. unsigned long _flags;
  419. int res = 0;
  420. unsigned char rcs0, rcs1, rcs2;
  421. unsigned char c0, c1;
  422. rcs1 = reg_read(ak4117, AK4117_REG_RCS1);
  423. if (flags & AK4117_CHECK_NO_STAT)
  424. goto __rate;
  425. rcs0 = reg_read(ak4117, AK4117_REG_RCS0);
  426. rcs2 = reg_read(ak4117, AK4117_REG_RCS2);
  427. // printk(KERN_DEBUG "AK IRQ: rcs0 = 0x%x, rcs1 = 0x%x, rcs2 = 0x%x\n", rcs0, rcs1, rcs2);
  428. spin_lock_irqsave(&ak4117->lock, _flags);
  429. if (rcs0 & AK4117_PAR)
  430. ak4117->parity_errors++;
  431. if (rcs0 & AK4117_V)
  432. ak4117->v_bit_errors++;
  433. if (rcs2 & AK4117_CCRC)
  434. ak4117->ccrc_errors++;
  435. if (rcs2 & AK4117_QCRC)
  436. ak4117->qcrc_errors++;
  437. c0 = (ak4117->rcs0 & (AK4117_QINT | AK4117_CINT | AK4117_STC | AK4117_AUDION | AK4117_AUTO | AK4117_UNLCK)) ^
  438. (rcs0 & (AK4117_QINT | AK4117_CINT | AK4117_STC | AK4117_AUDION | AK4117_AUTO | AK4117_UNLCK));
  439. c1 = (ak4117->rcs1 & (AK4117_DTSCD | AK4117_NPCM | AK4117_PEM | 0x0f)) ^
  440. (rcs1 & (AK4117_DTSCD | AK4117_NPCM | AK4117_PEM | 0x0f));
  441. ak4117->rcs0 = rcs0 & ~(AK4117_QINT | AK4117_CINT | AK4117_STC);
  442. ak4117->rcs1 = rcs1;
  443. ak4117->rcs2 = rcs2;
  444. spin_unlock_irqrestore(&ak4117->lock, _flags);
  445. if (rcs0 & AK4117_PAR)
  446. snd_ctl_notify(ak4117->card, SNDRV_CTL_EVENT_MASK_VALUE, &ak4117->kctls[0]->id);
  447. if (rcs0 & AK4117_V)
  448. snd_ctl_notify(ak4117->card, SNDRV_CTL_EVENT_MASK_VALUE, &ak4117->kctls[1]->id);
  449. if (rcs2 & AK4117_CCRC)
  450. snd_ctl_notify(ak4117->card, SNDRV_CTL_EVENT_MASK_VALUE, &ak4117->kctls[2]->id);
  451. if (rcs2 & AK4117_QCRC)
  452. snd_ctl_notify(ak4117->card, SNDRV_CTL_EVENT_MASK_VALUE, &ak4117->kctls[3]->id);
  453. /* rate change */
  454. if (c1 & 0x0f)
  455. snd_ctl_notify(ak4117->card, SNDRV_CTL_EVENT_MASK_VALUE, &ak4117->kctls[4]->id);
  456. if ((c1 & AK4117_PEM) | (c0 & AK4117_CINT))
  457. snd_ctl_notify(ak4117->card, SNDRV_CTL_EVENT_MASK_VALUE, &ak4117->kctls[6]->id);
  458. if (c0 & AK4117_QINT)
  459. snd_ctl_notify(ak4117->card, SNDRV_CTL_EVENT_MASK_VALUE, &ak4117->kctls[8]->id);
  460. if (c0 & AK4117_AUDION)
  461. snd_ctl_notify(ak4117->card, SNDRV_CTL_EVENT_MASK_VALUE, &ak4117->kctls[9]->id);
  462. if (c1 & AK4117_NPCM)
  463. snd_ctl_notify(ak4117->card, SNDRV_CTL_EVENT_MASK_VALUE, &ak4117->kctls[10]->id);
  464. if (c1 & AK4117_DTSCD)
  465. snd_ctl_notify(ak4117->card, SNDRV_CTL_EVENT_MASK_VALUE, &ak4117->kctls[11]->id);
  466. if (ak4117->change_callback && (c0 | c1) != 0)
  467. ak4117->change_callback(ak4117, c0, c1);
  468. __rate:
  469. /* compare rate */
  470. res = external_rate(rcs1);
  471. if (!(flags & AK4117_CHECK_NO_RATE) && runtime && runtime->rate != res) {
  472. snd_pcm_stream_lock_irqsave(ak4117->substream, _flags);
  473. if (snd_pcm_running(ak4117->substream)) {
  474. // printk(KERN_DEBUG "rate changed (%i <- %i)\n", runtime->rate, res);
  475. snd_pcm_stop(ak4117->substream, SNDRV_PCM_STATE_DRAINING);
  476. wake_up(&runtime->sleep);
  477. res = 1;
  478. }
  479. snd_pcm_stream_unlock_irqrestore(ak4117->substream, _flags);
  480. }
  481. return res;
  482. }
  483. static void snd_ak4117_timer(unsigned long data)
  484. {
  485. struct ak4117 *chip = (struct ak4117 *)data;
  486. if (chip->init)
  487. return;
  488. snd_ak4117_check_rate_and_errors(chip, 0);
  489. chip->timer.expires = 1 + jiffies;
  490. add_timer(&chip->timer);
  491. }
  492. EXPORT_SYMBOL(snd_ak4117_create);
  493. EXPORT_SYMBOL(snd_ak4117_reg_write);
  494. EXPORT_SYMBOL(snd_ak4117_reinit);
  495. EXPORT_SYMBOL(snd_ak4117_build);
  496. EXPORT_SYMBOL(snd_ak4117_external_rate);
  497. EXPORT_SYMBOL(snd_ak4117_check_rate_and_errors);