tmio.h 3.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133
  1. #ifndef MFD_TMIO_H
  2. #define MFD_TMIO_H
  3. #include <linux/fb.h>
  4. #include <linux/io.h>
  5. #include <linux/platform_device.h>
  6. #include <linux/pm_runtime.h>
  7. #define tmio_ioread8(addr) readb(addr)
  8. #define tmio_ioread16(addr) readw(addr)
  9. #define tmio_ioread16_rep(r, b, l) readsw(r, b, l)
  10. #define tmio_ioread32(addr) \
  11. (((u32) readw((addr))) | (((u32) readw((addr) + 2)) << 16))
  12. #define tmio_iowrite8(val, addr) writeb((val), (addr))
  13. #define tmio_iowrite16(val, addr) writew((val), (addr))
  14. #define tmio_iowrite16_rep(r, b, l) writesw(r, b, l)
  15. #define tmio_iowrite32(val, addr) \
  16. do { \
  17. writew((val), (addr)); \
  18. writew((val) >> 16, (addr) + 2); \
  19. } while (0)
  20. #define CNF_CMD 0x04
  21. #define CNF_CTL_BASE 0x10
  22. #define CNF_INT_PIN 0x3d
  23. #define CNF_STOP_CLK_CTL 0x40
  24. #define CNF_GCLK_CTL 0x41
  25. #define CNF_SD_CLK_MODE 0x42
  26. #define CNF_PIN_STATUS 0x44
  27. #define CNF_PWR_CTL_1 0x48
  28. #define CNF_PWR_CTL_2 0x49
  29. #define CNF_PWR_CTL_3 0x4a
  30. #define CNF_CARD_DETECT_MODE 0x4c
  31. #define CNF_SD_SLOT 0x50
  32. #define CNF_EXT_GCLK_CTL_1 0xf0
  33. #define CNF_EXT_GCLK_CTL_2 0xf1
  34. #define CNF_EXT_GCLK_CTL_3 0xf9
  35. #define CNF_SD_LED_EN_1 0xfa
  36. #define CNF_SD_LED_EN_2 0xfe
  37. #define SDCREN 0x2 /* Enable access to MMC CTL regs. (flag in COMMAND_REG)*/
  38. #define sd_config_write8(base, shift, reg, val) \
  39. tmio_iowrite8((val), (base) + ((reg) << (shift)))
  40. #define sd_config_write16(base, shift, reg, val) \
  41. tmio_iowrite16((val), (base) + ((reg) << (shift)))
  42. #define sd_config_write32(base, shift, reg, val) \
  43. do { \
  44. tmio_iowrite16((val), (base) + ((reg) << (shift))); \
  45. tmio_iowrite16((val) >> 16, (base) + ((reg + 2) << (shift))); \
  46. } while (0)
  47. /* tmio MMC platform flags */
  48. #define TMIO_MMC_WRPROTECT_DISABLE (1 << 0)
  49. /*
  50. * Some controllers can support a 2-byte block size when the bus width
  51. * is configured in 4-bit mode.
  52. */
  53. #define TMIO_MMC_BLKSZ_2BYTES (1 << 1)
  54. /*
  55. * Some controllers can support SDIO IRQ signalling.
  56. */
  57. #define TMIO_MMC_SDIO_IRQ (1 << 2)
  58. /*
  59. * Some platforms can detect card insertion events with controller powered
  60. * down, in which case they have to call tmio_mmc_cd_wakeup() to power up the
  61. * controller and report the event to the driver.
  62. */
  63. #define TMIO_MMC_HAS_COLD_CD (1 << 3)
  64. int tmio_core_mmc_enable(void __iomem *cnf, int shift, unsigned long base);
  65. int tmio_core_mmc_resume(void __iomem *cnf, int shift, unsigned long base);
  66. void tmio_core_mmc_pwr(void __iomem *cnf, int shift, int state);
  67. void tmio_core_mmc_clk_div(void __iomem *cnf, int shift, int state);
  68. struct tmio_mmc_dma {
  69. void *chan_priv_tx;
  70. void *chan_priv_rx;
  71. int alignment_shift;
  72. };
  73. /*
  74. * data for the MMC controller
  75. */
  76. struct tmio_mmc_data {
  77. unsigned int hclk;
  78. unsigned long capabilities;
  79. unsigned long flags;
  80. u32 ocr_mask; /* available voltages */
  81. struct tmio_mmc_dma *dma;
  82. struct device *dev;
  83. bool power;
  84. void (*set_pwr)(struct platform_device *host, int state);
  85. void (*set_clk_div)(struct platform_device *host, int state);
  86. int (*get_cd)(struct platform_device *host);
  87. };
  88. static inline void tmio_mmc_cd_wakeup(struct tmio_mmc_data *pdata)
  89. {
  90. if (pdata && !pdata->power) {
  91. pdata->power = true;
  92. pm_runtime_get(pdata->dev);
  93. }
  94. }
  95. /*
  96. * data for the NAND controller
  97. */
  98. struct tmio_nand_data {
  99. struct nand_bbt_descr *badblock_pattern;
  100. struct mtd_partition *partition;
  101. unsigned int num_partitions;
  102. };
  103. #define FBIO_TMIO_ACC_WRITE 0x7C639300
  104. #define FBIO_TMIO_ACC_SYNC 0x7C639301
  105. struct tmio_fb_data {
  106. int (*lcd_set_power)(struct platform_device *fb_dev,
  107. bool on);
  108. int (*lcd_mode)(struct platform_device *fb_dev,
  109. const struct fb_videomode *mode);
  110. int num_modes;
  111. struct fb_videomode *modes;
  112. /* in mm: size of screen */
  113. int height;
  114. int width;
  115. };
  116. #endif