entry.S 32 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125
  1. /*
  2. * Low-level system-call handling, trap handlers and context-switching
  3. *
  4. * Copyright (C) 2008-2009 Michal Simek <monstr@monstr.eu>
  5. * Copyright (C) 2008-2009 PetaLogix
  6. * Copyright (C) 2003 John Williams <jwilliams@itee.uq.edu.au>
  7. * Copyright (C) 2001,2002 NEC Corporation
  8. * Copyright (C) 2001,2002 Miles Bader <miles@gnu.org>
  9. *
  10. * This file is subject to the terms and conditions of the GNU General
  11. * Public License. See the file COPYING in the main directory of this
  12. * archive for more details.
  13. *
  14. * Written by Miles Bader <miles@gnu.org>
  15. * Heavily modified by John Williams for Microblaze
  16. */
  17. #include <linux/sys.h>
  18. #include <linux/linkage.h>
  19. #include <asm/entry.h>
  20. #include <asm/current.h>
  21. #include <asm/processor.h>
  22. #include <asm/exceptions.h>
  23. #include <asm/asm-offsets.h>
  24. #include <asm/thread_info.h>
  25. #include <asm/page.h>
  26. #include <asm/unistd.h>
  27. #include <linux/errno.h>
  28. #include <asm/signal.h>
  29. #undef DEBUG
  30. /* The size of a state save frame. */
  31. #define STATE_SAVE_SIZE (PT_SIZE + STATE_SAVE_ARG_SPACE)
  32. /* The offset of the struct pt_regs in a `state save frame' on the stack. */
  33. #define PTO STATE_SAVE_ARG_SPACE /* 24 the space for args */
  34. #define C_ENTRY(name) .globl name; .align 4; name
  35. /*
  36. * Various ways of setting and clearing BIP in flags reg.
  37. * This is mucky, but necessary using microblaze version that
  38. * allows msr ops to write to BIP
  39. */
  40. #if CONFIG_XILINX_MICROBLAZE0_USE_MSR_INSTR
  41. .macro clear_bip
  42. msrclr r11, MSR_BIP
  43. nop
  44. .endm
  45. .macro set_bip
  46. msrset r11, MSR_BIP
  47. nop
  48. .endm
  49. .macro clear_eip
  50. msrclr r11, MSR_EIP
  51. nop
  52. .endm
  53. .macro set_ee
  54. msrset r11, MSR_EE
  55. nop
  56. .endm
  57. .macro disable_irq
  58. msrclr r11, MSR_IE
  59. nop
  60. .endm
  61. .macro enable_irq
  62. msrset r11, MSR_IE
  63. nop
  64. .endm
  65. .macro set_ums
  66. msrset r11, MSR_UMS
  67. nop
  68. msrclr r11, MSR_VMS
  69. nop
  70. .endm
  71. .macro set_vms
  72. msrclr r11, MSR_UMS
  73. nop
  74. msrset r11, MSR_VMS
  75. nop
  76. .endm
  77. .macro clear_vms_ums
  78. msrclr r11, MSR_VMS | MSR_UMS
  79. nop
  80. .endm
  81. #else
  82. .macro clear_bip
  83. mfs r11, rmsr
  84. nop
  85. andi r11, r11, ~MSR_BIP
  86. mts rmsr, r11
  87. nop
  88. .endm
  89. .macro set_bip
  90. mfs r11, rmsr
  91. nop
  92. ori r11, r11, MSR_BIP
  93. mts rmsr, r11
  94. nop
  95. .endm
  96. .macro clear_eip
  97. mfs r11, rmsr
  98. nop
  99. andi r11, r11, ~MSR_EIP
  100. mts rmsr, r11
  101. nop
  102. .endm
  103. .macro set_ee
  104. mfs r11, rmsr
  105. nop
  106. ori r11, r11, MSR_EE
  107. mts rmsr, r11
  108. nop
  109. .endm
  110. .macro disable_irq
  111. mfs r11, rmsr
  112. nop
  113. andi r11, r11, ~MSR_IE
  114. mts rmsr, r11
  115. nop
  116. .endm
  117. .macro enable_irq
  118. mfs r11, rmsr
  119. nop
  120. ori r11, r11, MSR_IE
  121. mts rmsr, r11
  122. nop
  123. .endm
  124. .macro set_ums
  125. mfs r11, rmsr
  126. nop
  127. ori r11, r11, MSR_VMS
  128. andni r11, r11, MSR_UMS
  129. mts rmsr, r11
  130. nop
  131. .endm
  132. .macro set_vms
  133. mfs r11, rmsr
  134. nop
  135. ori r11, r11, MSR_VMS
  136. andni r11, r11, MSR_UMS
  137. mts rmsr, r11
  138. nop
  139. .endm
  140. .macro clear_vms_ums
  141. mfs r11, rmsr
  142. nop
  143. andni r11, r11, (MSR_VMS|MSR_UMS)
  144. mts rmsr,r11
  145. nop
  146. .endm
  147. #endif
  148. /* Define how to call high-level functions. With MMU, virtual mode must be
  149. * enabled when calling the high-level function. Clobbers R11.
  150. * VM_ON, VM_OFF, DO_JUMP_BIPCLR, DO_CALL
  151. */
  152. /* turn on virtual protected mode save */
  153. #define VM_ON \
  154. set_ums; \
  155. rted r0, 2f; \
  156. nop; \
  157. 2:
  158. /* turn off virtual protected mode save and user mode save*/
  159. #define VM_OFF \
  160. clear_vms_ums; \
  161. rted r0, TOPHYS(1f); \
  162. nop; \
  163. 1:
  164. #define SAVE_REGS \
  165. swi r2, r1, PTO+PT_R2; /* Save SDA */ \
  166. swi r3, r1, PTO+PT_R3; \
  167. swi r4, r1, PTO+PT_R4; \
  168. swi r5, r1, PTO+PT_R5; \
  169. swi r6, r1, PTO+PT_R6; \
  170. swi r7, r1, PTO+PT_R7; \
  171. swi r8, r1, PTO+PT_R8; \
  172. swi r9, r1, PTO+PT_R9; \
  173. swi r10, r1, PTO+PT_R10; \
  174. swi r11, r1, PTO+PT_R11; /* save clobbered regs after rval */\
  175. swi r12, r1, PTO+PT_R12; \
  176. swi r13, r1, PTO+PT_R13; /* Save SDA2 */ \
  177. swi r14, r1, PTO+PT_PC; /* PC, before IRQ/trap */ \
  178. swi r15, r1, PTO+PT_R15; /* Save LP */ \
  179. swi r18, r1, PTO+PT_R18; /* Save asm scratch reg */ \
  180. swi r19, r1, PTO+PT_R19; \
  181. swi r20, r1, PTO+PT_R20; \
  182. swi r21, r1, PTO+PT_R21; \
  183. swi r22, r1, PTO+PT_R22; \
  184. swi r23, r1, PTO+PT_R23; \
  185. swi r24, r1, PTO+PT_R24; \
  186. swi r25, r1, PTO+PT_R25; \
  187. swi r26, r1, PTO+PT_R26; \
  188. swi r27, r1, PTO+PT_R27; \
  189. swi r28, r1, PTO+PT_R28; \
  190. swi r29, r1, PTO+PT_R29; \
  191. swi r30, r1, PTO+PT_R30; \
  192. swi r31, r1, PTO+PT_R31; /* Save current task reg */ \
  193. mfs r11, rmsr; /* save MSR */ \
  194. nop; \
  195. swi r11, r1, PTO+PT_MSR;
  196. #define RESTORE_REGS \
  197. lwi r11, r1, PTO+PT_MSR; \
  198. mts rmsr , r11; \
  199. nop; \
  200. lwi r2, r1, PTO+PT_R2; /* restore SDA */ \
  201. lwi r3, r1, PTO+PT_R3; \
  202. lwi r4, r1, PTO+PT_R4; \
  203. lwi r5, r1, PTO+PT_R5; \
  204. lwi r6, r1, PTO+PT_R6; \
  205. lwi r7, r1, PTO+PT_R7; \
  206. lwi r8, r1, PTO+PT_R8; \
  207. lwi r9, r1, PTO+PT_R9; \
  208. lwi r10, r1, PTO+PT_R10; \
  209. lwi r11, r1, PTO+PT_R11; /* restore clobbered regs after rval */\
  210. lwi r12, r1, PTO+PT_R12; \
  211. lwi r13, r1, PTO+PT_R13; /* restore SDA2 */ \
  212. lwi r14, r1, PTO+PT_PC; /* RESTORE_LINK PC, before IRQ/trap */\
  213. lwi r15, r1, PTO+PT_R15; /* restore LP */ \
  214. lwi r18, r1, PTO+PT_R18; /* restore asm scratch reg */ \
  215. lwi r19, r1, PTO+PT_R19; \
  216. lwi r20, r1, PTO+PT_R20; \
  217. lwi r21, r1, PTO+PT_R21; \
  218. lwi r22, r1, PTO+PT_R22; \
  219. lwi r23, r1, PTO+PT_R23; \
  220. lwi r24, r1, PTO+PT_R24; \
  221. lwi r25, r1, PTO+PT_R25; \
  222. lwi r26, r1, PTO+PT_R26; \
  223. lwi r27, r1, PTO+PT_R27; \
  224. lwi r28, r1, PTO+PT_R28; \
  225. lwi r29, r1, PTO+PT_R29; \
  226. lwi r30, r1, PTO+PT_R30; \
  227. lwi r31, r1, PTO+PT_R31; /* Restore cur task reg */
  228. .text
  229. /*
  230. * User trap.
  231. *
  232. * System calls are handled here.
  233. *
  234. * Syscall protocol:
  235. * Syscall number in r12, args in r5-r10
  236. * Return value in r3
  237. *
  238. * Trap entered via brki instruction, so BIP bit is set, and interrupts
  239. * are masked. This is nice, means we don't have to CLI before state save
  240. */
  241. C_ENTRY(_user_exception):
  242. swi r1, r0, TOPHYS(PER_CPU(ENTRY_SP)) /* save stack */
  243. addi r14, r14, 4 /* return address is 4 byte after call */
  244. swi r11, r0, TOPHYS(r0_ram + PTO + PT_R11); /* Save r11 */
  245. mfs r11, rmsr
  246. nop
  247. andi r11, r11, MSR_UMS
  248. bnei r11, 1f
  249. /* Kernel-mode state save - kernel execve */
  250. lwi r11, r0, TOPHYS(PER_CPU(ENTRY_SP)); /* Reload kernel stack-ptr*/
  251. tophys(r1,r11);
  252. swi r11, r1, (PT_R1-PT_SIZE); /* Save original SP. */
  253. lwi r11, r0, TOPHYS(r0_ram + PTO + PT_R11); /* restore r11 */
  254. addik r1, r1, -STATE_SAVE_SIZE; /* Make room on the stack. */
  255. SAVE_REGS
  256. addi r11, r0, 1; /* Was in kernel-mode. */
  257. swi r11, r1, PTO+PT_MODE; /* pt_regs -> kernel mode */
  258. brid 2f;
  259. nop; /* Fill delay slot */
  260. /* User-mode state save. */
  261. 1:
  262. lwi r11, r0, TOPHYS(r0_ram + PTO + PT_R11); /* restore r11 */
  263. lwi r1, r0, TOPHYS(PER_CPU(CURRENT_SAVE)); /* get saved current */
  264. tophys(r1,r1);
  265. lwi r1, r1, TS_THREAD_INFO; /* get stack from task_struct */
  266. /* calculate kernel stack pointer from task struct 8k */
  267. addik r1, r1, THREAD_SIZE;
  268. tophys(r1,r1);
  269. addik r1, r1, -STATE_SAVE_SIZE; /* Make room on the stack. */
  270. SAVE_REGS
  271. swi r0, r1, PTO+PT_MODE; /* Was in user-mode. */
  272. lwi r11, r0, TOPHYS(PER_CPU(ENTRY_SP));
  273. swi r11, r1, PTO+PT_R1; /* Store user SP. */
  274. 2: lwi CURRENT_TASK, r0, TOPHYS(PER_CPU(CURRENT_SAVE));
  275. /* Save away the syscall number. */
  276. swi r12, r1, PTO+PT_R0;
  277. tovirt(r1,r1)
  278. /* where the trap should return need -8 to adjust for rtsd r15, 8*/
  279. /* Jump to the appropriate function for the system call number in r12
  280. * (r12 is not preserved), or return an error if r12 is not valid. The LP
  281. * register should point to the location where
  282. * the called function should return. [note that MAKE_SYS_CALL uses label 1] */
  283. # Step into virtual mode.
  284. set_vms;
  285. addik r11, r0, 3f
  286. rtid r11, 0
  287. nop
  288. 3:
  289. lwi r11, CURRENT_TASK, TS_THREAD_INFO /* get thread info */
  290. lwi r11, r11, TI_FLAGS /* get flags in thread info */
  291. andi r11, r11, _TIF_WORK_SYSCALL_MASK
  292. beqi r11, 4f
  293. addik r3, r0, -ENOSYS
  294. swi r3, r1, PTO + PT_R3
  295. brlid r15, do_syscall_trace_enter
  296. addik r5, r1, PTO + PT_R0
  297. # do_syscall_trace_enter returns the new syscall nr.
  298. addk r12, r0, r3
  299. lwi r5, r1, PTO+PT_R5;
  300. lwi r6, r1, PTO+PT_R6;
  301. lwi r7, r1, PTO+PT_R7;
  302. lwi r8, r1, PTO+PT_R8;
  303. lwi r9, r1, PTO+PT_R9;
  304. lwi r10, r1, PTO+PT_R10;
  305. 4:
  306. /* Jump to the appropriate function for the system call number in r12
  307. * (r12 is not preserved), or return an error if r12 is not valid.
  308. * The LP register should point to the location where the called function
  309. * should return. [note that MAKE_SYS_CALL uses label 1] */
  310. /* See if the system call number is valid */
  311. addi r11, r12, -__NR_syscalls;
  312. bgei r11,5f;
  313. /* Figure out which function to use for this system call. */
  314. /* Note Microblaze barrel shift is optional, so don't rely on it */
  315. add r12, r12, r12; /* convert num -> ptr */
  316. add r12, r12, r12;
  317. #ifdef DEBUG
  318. /* Trac syscalls and stored them to r0_ram */
  319. lwi r3, r12, 0x400 + r0_ram
  320. addi r3, r3, 1
  321. swi r3, r12, 0x400 + r0_ram
  322. #endif
  323. # Find and jump into the syscall handler.
  324. lwi r12, r12, sys_call_table
  325. /* where the trap should return need -8 to adjust for rtsd r15, 8 */
  326. addi r15, r0, ret_from_trap-8
  327. bra r12
  328. /* The syscall number is invalid, return an error. */
  329. 5:
  330. addi r3, r0, -ENOSYS;
  331. rtsd r15,8; /* looks like a normal subroutine return */
  332. or r0, r0, r0
  333. /* Entry point used to return from a syscall/trap */
  334. /* We re-enable BIP bit before state restore */
  335. C_ENTRY(ret_from_trap):
  336. swi r3, r1, PTO + PT_R3
  337. swi r4, r1, PTO + PT_R4
  338. lwi r11, r1, PTO+PT_MODE;
  339. /* See if returning to kernel mode, if so, skip resched &c. */
  340. bnei r11, 2f;
  341. /* We're returning to user mode, so check for various conditions that
  342. * trigger rescheduling. */
  343. /* FIXME: Restructure all these flag checks. */
  344. lwi r11, CURRENT_TASK, TS_THREAD_INFO; /* get thread info */
  345. lwi r11, r11, TI_FLAGS; /* get flags in thread info */
  346. andi r11, r11, _TIF_WORK_SYSCALL_MASK
  347. beqi r11, 1f
  348. brlid r15, do_syscall_trace_leave
  349. addik r5, r1, PTO + PT_R0
  350. 1:
  351. /* We're returning to user mode, so check for various conditions that
  352. * trigger rescheduling. */
  353. /* get thread info from current task */
  354. lwi r11, CURRENT_TASK, TS_THREAD_INFO;
  355. lwi r11, r11, TI_FLAGS; /* get flags in thread info */
  356. andi r11, r11, _TIF_NEED_RESCHED;
  357. beqi r11, 5f;
  358. bralid r15, schedule; /* Call scheduler */
  359. nop; /* delay slot */
  360. /* Maybe handle a signal */
  361. 5: /* get thread info from current task*/
  362. lwi r11, CURRENT_TASK, TS_THREAD_INFO;
  363. lwi r11, r11, TI_FLAGS; /* get flags in thread info */
  364. andi r11, r11, _TIF_SIGPENDING;
  365. beqi r11, 1f; /* Signals to handle, handle them */
  366. addik r5, r1, PTO; /* Arg 1: struct pt_regs *regs */
  367. addi r7, r0, 1; /* Arg 3: int in_syscall */
  368. bralid r15, do_signal; /* Handle any signals */
  369. add r6, r0, r0; /* Arg 2: sigset_t *oldset */
  370. /* Finally, return to user state. */
  371. 1: set_bip; /* Ints masked for state restore */
  372. swi CURRENT_TASK, r0, PER_CPU(CURRENT_SAVE); /* save current */
  373. VM_OFF;
  374. tophys(r1,r1);
  375. RESTORE_REGS;
  376. addik r1, r1, STATE_SAVE_SIZE /* Clean up stack space. */
  377. lwi r1, r1, PT_R1 - PT_SIZE;/* Restore user stack pointer. */
  378. bri 6f;
  379. /* Return to kernel state. */
  380. 2: set_bip; /* Ints masked for state restore */
  381. VM_OFF;
  382. tophys(r1,r1);
  383. RESTORE_REGS;
  384. addik r1, r1, STATE_SAVE_SIZE /* Clean up stack space. */
  385. tovirt(r1,r1);
  386. 6:
  387. TRAP_return: /* Make global symbol for debugging */
  388. rtbd r14, 0; /* Instructions to return from an IRQ */
  389. nop;
  390. /* These syscalls need access to the struct pt_regs on the stack, so we
  391. implement them in assembly (they're basically all wrappers anyway). */
  392. C_ENTRY(sys_fork_wrapper):
  393. addi r5, r0, SIGCHLD /* Arg 0: flags */
  394. lwi r6, r1, PTO+PT_R1 /* Arg 1: child SP (use parent's) */
  395. addik r7, r1, PTO /* Arg 2: parent context */
  396. add r8. r0, r0 /* Arg 3: (unused) */
  397. add r9, r0, r0; /* Arg 4: (unused) */
  398. add r10, r0, r0; /* Arg 5: (unused) */
  399. brid do_fork /* Do real work (tail-call) */
  400. nop;
  401. /* This the initial entry point for a new child thread, with an appropriate
  402. stack in place that makes it look the the child is in the middle of an
  403. syscall. This function is actually `returned to' from switch_thread
  404. (copy_thread makes ret_from_fork the return address in each new thread's
  405. saved context). */
  406. C_ENTRY(ret_from_fork):
  407. bralid r15, schedule_tail; /* ...which is schedule_tail's arg */
  408. add r3, r5, r0; /* switch_thread returns the prev task */
  409. /* ( in the delay slot ) */
  410. add r3, r0, r0; /* Child's fork call should return 0. */
  411. brid ret_from_trap; /* Do normal trap return */
  412. nop;
  413. C_ENTRY(sys_vfork):
  414. brid microblaze_vfork /* Do real work (tail-call) */
  415. addik r5, r1, PTO
  416. C_ENTRY(sys_clone):
  417. bnei r6, 1f; /* See if child SP arg (arg 1) is 0. */
  418. lwi r6, r1, PTO + PT_R1; /* If so, use paret's stack ptr */
  419. 1: addik r7, r1, PTO; /* Arg 2: parent context */
  420. add r8, r0, r0; /* Arg 3: (unused) */
  421. add r9, r0, r0; /* Arg 4: (unused) */
  422. add r10, r0, r0; /* Arg 5: (unused) */
  423. brid do_fork /* Do real work (tail-call) */
  424. nop;
  425. C_ENTRY(sys_execve):
  426. addik r8, r1, PTO; /* add user context as 4th arg */
  427. brid microblaze_execve; /* Do real work (tail-call).*/
  428. nop;
  429. C_ENTRY(sys_rt_sigreturn_wrapper):
  430. swi r3, r1, PTO+PT_R3; /* restore saved r3, r4 registers */
  431. swi r4, r1, PTO+PT_R4;
  432. addik r5, r1, PTO; /* add user context as 1st arg */
  433. brlid r15, sys_rt_sigreturn /* Do real work */
  434. nop;
  435. lwi r3, r1, PTO+PT_R3; /* restore saved r3, r4 registers */
  436. lwi r4, r1, PTO+PT_R4;
  437. bri ret_from_trap /* fall through will not work here due to align */
  438. nop;
  439. /*
  440. * HW EXCEPTION rutine start
  441. */
  442. #define SAVE_STATE \
  443. swi r1, r0, TOPHYS(PER_CPU(ENTRY_SP)); /* save stack */ \
  444. swi r11, r0, TOPHYS(r0_ram + PTO + PT_R11); /* Save r11 */ \
  445. /* See if already in kernel mode.*/ \
  446. mfs r11, rmsr; \
  447. nop; \
  448. andi r11, r11, MSR_UMS; \
  449. bnei r11, 1f; \
  450. /* Kernel-mode state save. */ \
  451. /* Reload kernel stack-ptr. */ \
  452. lwi r11, r0, TOPHYS(PER_CPU(ENTRY_SP)); \
  453. tophys(r1,r11); \
  454. swi r11, r1, (PT_R1-PT_SIZE); /* Save original SP. */ \
  455. lwi r11, r0, TOPHYS(r0_ram + PTO + PT_R11); /* restore r11 */\
  456. addik r1, r1, -STATE_SAVE_SIZE; /* Make room on the stack. */\
  457. SAVE_REGS \
  458. /* PC, before IRQ/trap - this is one instruction above */ \
  459. swi r17, r1, PTO+PT_PC; \
  460. \
  461. addi r11, r0, 1; /* Was in kernel-mode. */ \
  462. swi r11, r1, PTO+PT_MODE; \
  463. brid 2f; \
  464. nop; /* Fill delay slot */ \
  465. 1: /* User-mode state save. */ \
  466. lwi r11, r0, TOPHYS(r0_ram + PTO + PT_R11); /* restore r11 */\
  467. lwi r1, r0, TOPHYS(PER_CPU(CURRENT_SAVE)); /* get saved current */\
  468. tophys(r1,r1); \
  469. lwi r1, r1, TS_THREAD_INFO; /* get the thread info */ \
  470. addik r1, r1, THREAD_SIZE; /* calculate kernel stack pointer */\
  471. tophys(r1,r1); \
  472. \
  473. addik r1, r1, -STATE_SAVE_SIZE; /* Make room on the stack. */\
  474. SAVE_REGS \
  475. /* PC, before IRQ/trap - this is one instruction above FIXME*/ \
  476. swi r17, r1, PTO+PT_PC; \
  477. \
  478. swi r0, r1, PTO+PT_MODE; /* Was in user-mode. */ \
  479. lwi r11, r0, TOPHYS(PER_CPU(ENTRY_SP)); \
  480. swi r11, r1, PTO+PT_R1; /* Store user SP. */ \
  481. 2: lwi CURRENT_TASK, r0, TOPHYS(PER_CPU(CURRENT_SAVE)); \
  482. /* Save away the syscall number. */ \
  483. swi r0, r1, PTO+PT_R0; \
  484. tovirt(r1,r1)
  485. C_ENTRY(full_exception_trap):
  486. /* adjust exception address for privileged instruction
  487. * for finding where is it */
  488. addik r17, r17, -4
  489. SAVE_STATE /* Save registers */
  490. /* FIXME this can be store directly in PT_ESR reg.
  491. * I tested it but there is a fault */
  492. /* where the trap should return need -8 to adjust for rtsd r15, 8 */
  493. addik r15, r0, ret_from_exc - 8
  494. addik r5, r1, PTO /* parameter struct pt_regs * regs */
  495. mfs r6, resr
  496. nop
  497. mfs r7, rfsr; /* save FSR */
  498. nop
  499. mts rfsr, r0; /* Clear sticky fsr */
  500. nop
  501. addik r12, r0, full_exception
  502. set_vms;
  503. rted r12, 0;
  504. nop;
  505. /*
  506. * Unaligned data trap.
  507. *
  508. * Unaligned data trap last on 4k page is handled here.
  509. *
  510. * Trap entered via exception, so EE bit is set, and interrupts
  511. * are masked. This is nice, means we don't have to CLI before state save
  512. *
  513. * The assembler routine is in "arch/microblaze/kernel/hw_exception_handler.S"
  514. */
  515. C_ENTRY(unaligned_data_trap):
  516. /* MS: I have to save r11 value and then restore it because
  517. * set_bit, clear_eip, set_ee use r11 as temp register if MSR
  518. * instructions are not used. We don't need to do if MSR instructions
  519. * are used and they use r0 instead of r11.
  520. * I am using ENTRY_SP which should be primary used only for stack
  521. * pointer saving. */
  522. swi r11, r0, TOPHYS(PER_CPU(ENTRY_SP));
  523. set_bip; /* equalize initial state for all possible entries */
  524. clear_eip;
  525. set_ee;
  526. lwi r11, r0, TOPHYS(PER_CPU(ENTRY_SP));
  527. SAVE_STATE /* Save registers.*/
  528. /* where the trap should return need -8 to adjust for rtsd r15, 8 */
  529. addik r15, r0, ret_from_exc-8
  530. mfs r3, resr /* ESR */
  531. nop
  532. mfs r4, rear /* EAR */
  533. nop
  534. addik r7, r1, PTO /* parameter struct pt_regs * regs */
  535. addik r12, r0, _unaligned_data_exception
  536. set_vms;
  537. rtbd r12, 0; /* interrupts enabled */
  538. nop;
  539. /*
  540. * Page fault traps.
  541. *
  542. * If the real exception handler (from hw_exception_handler.S) didn't find
  543. * the mapping for the process, then we're thrown here to handle such situation.
  544. *
  545. * Trap entered via exceptions, so EE bit is set, and interrupts
  546. * are masked. This is nice, means we don't have to CLI before state save
  547. *
  548. * Build a standard exception frame for TLB Access errors. All TLB exceptions
  549. * will bail out to this point if they can't resolve the lightweight TLB fault.
  550. *
  551. * The C function called is in "arch/microblaze/mm/fault.c", declared as:
  552. * void do_page_fault(struct pt_regs *regs,
  553. * unsigned long address,
  554. * unsigned long error_code)
  555. */
  556. /* data and intruction trap - which is choose is resolved int fault.c */
  557. C_ENTRY(page_fault_data_trap):
  558. SAVE_STATE /* Save registers.*/
  559. /* where the trap should return need -8 to adjust for rtsd r15, 8 */
  560. addik r15, r0, ret_from_exc-8
  561. addik r5, r1, PTO /* parameter struct pt_regs * regs */
  562. mfs r6, rear /* parameter unsigned long address */
  563. nop
  564. mfs r7, resr /* parameter unsigned long error_code */
  565. nop
  566. addik r12, r0, do_page_fault
  567. set_vms;
  568. rted r12, 0; /* interrupts enabled */
  569. nop;
  570. C_ENTRY(page_fault_instr_trap):
  571. SAVE_STATE /* Save registers.*/
  572. /* where the trap should return need -8 to adjust for rtsd r15, 8 */
  573. addik r15, r0, ret_from_exc-8
  574. addik r5, r1, PTO /* parameter struct pt_regs * regs */
  575. mfs r6, rear /* parameter unsigned long address */
  576. nop
  577. ori r7, r0, 0 /* parameter unsigned long error_code */
  578. addik r12, r0, do_page_fault
  579. set_vms;
  580. rted r12, 0; /* interrupts enabled */
  581. nop;
  582. /* Entry point used to return from an exception. */
  583. C_ENTRY(ret_from_exc):
  584. lwi r11, r1, PTO+PT_MODE;
  585. bnei r11, 2f; /* See if returning to kernel mode, */
  586. /* ... if so, skip resched &c. */
  587. /* We're returning to user mode, so check for various conditions that
  588. trigger rescheduling. */
  589. lwi r11, CURRENT_TASK, TS_THREAD_INFO; /* get thread info */
  590. lwi r11, r11, TI_FLAGS; /* get flags in thread info */
  591. andi r11, r11, _TIF_NEED_RESCHED;
  592. beqi r11, 5f;
  593. /* Call the scheduler before returning from a syscall/trap. */
  594. bralid r15, schedule; /* Call scheduler */
  595. nop; /* delay slot */
  596. /* Maybe handle a signal */
  597. 5: lwi r11, CURRENT_TASK, TS_THREAD_INFO; /* get thread info */
  598. lwi r11, r11, TI_FLAGS; /* get flags in thread info */
  599. andi r11, r11, _TIF_SIGPENDING;
  600. beqi r11, 1f; /* Signals to handle, handle them */
  601. /*
  602. * Handle a signal return; Pending signals should be in r18.
  603. *
  604. * Not all registers are saved by the normal trap/interrupt entry
  605. * points (for instance, call-saved registers (because the normal
  606. * C-compiler calling sequence in the kernel makes sure they're
  607. * preserved), and call-clobbered registers in the case of
  608. * traps), but signal handlers may want to examine or change the
  609. * complete register state. Here we save anything not saved by
  610. * the normal entry sequence, so that it may be safely restored
  611. * (in a possibly modified form) after do_signal returns. */
  612. addik r5, r1, PTO; /* Arg 1: struct pt_regs *regs */
  613. addi r7, r0, 0; /* Arg 3: int in_syscall */
  614. bralid r15, do_signal; /* Handle any signals */
  615. add r6, r0, r0; /* Arg 2: sigset_t *oldset */
  616. /* Finally, return to user state. */
  617. 1: set_bip; /* Ints masked for state restore */
  618. swi CURRENT_TASK, r0, PER_CPU(CURRENT_SAVE); /* save current */
  619. VM_OFF;
  620. tophys(r1,r1);
  621. RESTORE_REGS;
  622. addik r1, r1, STATE_SAVE_SIZE /* Clean up stack space. */
  623. lwi r1, r1, PT_R1 - PT_SIZE; /* Restore user stack pointer. */
  624. bri 6f;
  625. /* Return to kernel state. */
  626. 2: set_bip; /* Ints masked for state restore */
  627. VM_OFF;
  628. tophys(r1,r1);
  629. RESTORE_REGS;
  630. addik r1, r1, STATE_SAVE_SIZE /* Clean up stack space. */
  631. tovirt(r1,r1);
  632. 6:
  633. EXC_return: /* Make global symbol for debugging */
  634. rtbd r14, 0; /* Instructions to return from an IRQ */
  635. nop;
  636. /*
  637. * HW EXCEPTION rutine end
  638. */
  639. /*
  640. * Hardware maskable interrupts.
  641. *
  642. * The stack-pointer (r1) should have already been saved to the memory
  643. * location PER_CPU(ENTRY_SP).
  644. */
  645. C_ENTRY(_interrupt):
  646. /* MS: we are in physical address */
  647. /* Save registers, switch to proper stack, convert SP to virtual.*/
  648. swi r1, r0, TOPHYS(PER_CPU(ENTRY_SP))
  649. swi r11, r0, TOPHYS(PER_CPU(R11_SAVE));
  650. /* MS: See if already in kernel mode. */
  651. mfs r11, rmsr
  652. nop
  653. andi r11, r11, MSR_UMS
  654. bnei r11, 1f
  655. /* Kernel-mode state save. */
  656. or r11, r1, r0
  657. tophys(r1,r11); /* MS: I have in r1 physical address where stack is */
  658. /* MS: Save original SP - position PT_R1 to next stack frame 4 *1 - 152*/
  659. swi r11, r1, (PT_R1 - PT_SIZE);
  660. /* MS: restore r11 because of saving in SAVE_REGS */
  661. lwi r11, r0, TOPHYS(PER_CPU(R11_SAVE));
  662. /* save registers */
  663. /* MS: Make room on the stack -> activation record */
  664. addik r1, r1, -STATE_SAVE_SIZE;
  665. SAVE_REGS
  666. /* MS: store mode */
  667. addi r11, r0, 1; /* MS: Was in kernel-mode. */
  668. swi r11, r1, PTO + PT_MODE; /* MS: and save it */
  669. brid 2f;
  670. nop; /* MS: Fill delay slot */
  671. 1:
  672. /* User-mode state save. */
  673. /* MS: restore r11 -> FIXME move before SAVE_REG */
  674. lwi r11, r0, TOPHYS(PER_CPU(R11_SAVE));
  675. /* MS: get the saved current */
  676. lwi r1, r0, TOPHYS(PER_CPU(CURRENT_SAVE));
  677. tophys(r1,r1);
  678. lwi r1, r1, TS_THREAD_INFO;
  679. addik r1, r1, THREAD_SIZE;
  680. tophys(r1,r1);
  681. /* save registers */
  682. addik r1, r1, -STATE_SAVE_SIZE;
  683. SAVE_REGS
  684. /* calculate mode */
  685. swi r0, r1, PTO + PT_MODE;
  686. lwi r11, r0, TOPHYS(PER_CPU(ENTRY_SP));
  687. swi r11, r1, PTO+PT_R1;
  688. 2:
  689. lwi CURRENT_TASK, r0, TOPHYS(PER_CPU(CURRENT_SAVE));
  690. swi r0, r1, PTO + PT_R0;
  691. tovirt(r1,r1)
  692. addik r5, r1, PTO;
  693. set_vms;
  694. addik r11, r0, do_IRQ;
  695. addik r15, r0, irq_call;
  696. irq_call:rtbd r11, 0;
  697. nop;
  698. /* MS: we are in virtual mode */
  699. ret_from_irq:
  700. lwi r11, r1, PTO + PT_MODE;
  701. bnei r11, 2f;
  702. lwi r11, CURRENT_TASK, TS_THREAD_INFO;
  703. lwi r11, r11, TI_FLAGS; /* MS: get flags from thread info */
  704. andi r11, r11, _TIF_NEED_RESCHED;
  705. beqi r11, 5f
  706. bralid r15, schedule;
  707. nop; /* delay slot */
  708. /* Maybe handle a signal */
  709. 5: lwi r11, CURRENT_TASK, TS_THREAD_INFO; /* MS: get thread info */
  710. lwi r11, r11, TI_FLAGS; /* get flags in thread info */
  711. andi r11, r11, _TIF_SIGPENDING;
  712. beqid r11, no_intr_resched
  713. /* Handle a signal return; Pending signals should be in r18. */
  714. addi r7, r0, 0; /* Arg 3: int in_syscall */
  715. addik r5, r1, PTO; /* Arg 1: struct pt_regs *regs */
  716. bralid r15, do_signal; /* Handle any signals */
  717. add r6, r0, r0; /* Arg 2: sigset_t *oldset */
  718. /* Finally, return to user state. */
  719. no_intr_resched:
  720. /* Disable interrupts, we are now committed to the state restore */
  721. disable_irq
  722. swi CURRENT_TASK, r0, PER_CPU(CURRENT_SAVE);
  723. VM_OFF;
  724. tophys(r1,r1);
  725. RESTORE_REGS
  726. addik r1, r1, STATE_SAVE_SIZE /* MS: Clean up stack space. */
  727. lwi r1, r1, PT_R1 - PT_SIZE;
  728. bri 6f;
  729. /* MS: Return to kernel state. */
  730. 2:
  731. #ifdef CONFIG_PREEMPT
  732. lwi r11, CURRENT_TASK, TS_THREAD_INFO;
  733. /* MS: get preempt_count from thread info */
  734. lwi r5, r11, TI_PREEMPT_COUNT;
  735. bgti r5, restore;
  736. lwi r5, r11, TI_FLAGS; /* get flags in thread info */
  737. andi r5, r5, _TIF_NEED_RESCHED;
  738. beqi r5, restore /* if zero jump over */
  739. preempt:
  740. /* interrupts are off that's why I am calling preempt_chedule_irq */
  741. bralid r15, preempt_schedule_irq
  742. nop
  743. lwi r11, CURRENT_TASK, TS_THREAD_INFO; /* get thread info */
  744. lwi r5, r11, TI_FLAGS; /* get flags in thread info */
  745. andi r5, r5, _TIF_NEED_RESCHED;
  746. bnei r5, preempt /* if non zero jump to resched */
  747. restore:
  748. #endif
  749. VM_OFF /* MS: turn off MMU */
  750. tophys(r1,r1)
  751. RESTORE_REGS
  752. addik r1, r1, STATE_SAVE_SIZE /* MS: Clean up stack space. */
  753. tovirt(r1,r1);
  754. 6:
  755. IRQ_return: /* MS: Make global symbol for debugging */
  756. rtid r14, 0
  757. nop
  758. /*
  759. * `Debug' trap
  760. * We enter dbtrap in "BIP" (breakpoint) mode.
  761. * So we exit the breakpoint mode with an 'rtbd' and proceed with the
  762. * original dbtrap.
  763. * however, wait to save state first
  764. */
  765. C_ENTRY(_debug_exception):
  766. /* BIP bit is set on entry, no interrupts can occur */
  767. swi r1, r0, TOPHYS(PER_CPU(ENTRY_SP))
  768. swi r11, r0, TOPHYS(r0_ram + PTO + PT_R11); /* Save r11 */
  769. set_bip; /*equalize initial state for all possible entries*/
  770. clear_eip;
  771. enable_irq;
  772. mfs r11, rmsr
  773. nop
  774. andi r11, r11, MSR_UMS
  775. bnei r11, 1f
  776. /* Kernel-mode state save. */
  777. lwi r11, r0, TOPHYS(PER_CPU(ENTRY_SP)); /* Reload kernel stack-ptr*/
  778. tophys(r1,r11);
  779. swi r11, r1, (PT_R1-PT_SIZE); /* Save original SP. */
  780. lwi r11, r0, TOPHYS(r0_ram + PTO + PT_R11); /* restore r11 */
  781. addik r1, r1, -STATE_SAVE_SIZE; /* Make room on the stack. */
  782. SAVE_REGS;
  783. addi r11, r0, 1; /* Was in kernel-mode. */
  784. swi r11, r1, PTO + PT_MODE;
  785. brid 2f;
  786. nop; /* Fill delay slot */
  787. 1: /* User-mode state save. */
  788. lwi r11, r0, TOPHYS(r0_ram + PTO + PT_R11); /* restore r11 */
  789. lwi r1, r0, TOPHYS(PER_CPU(CURRENT_SAVE)); /* get saved current */
  790. tophys(r1,r1);
  791. lwi r1, r1, TS_THREAD_INFO; /* get the thread info */
  792. addik r1, r1, THREAD_SIZE; /* calculate kernel stack pointer */
  793. tophys(r1,r1);
  794. addik r1, r1, -STATE_SAVE_SIZE; /* Make room on the stack. */
  795. SAVE_REGS;
  796. swi r0, r1, PTO+PT_MODE; /* Was in user-mode. */
  797. lwi r11, r0, TOPHYS(PER_CPU(ENTRY_SP));
  798. swi r11, r1, PTO+PT_R1; /* Store user SP. */
  799. 2: lwi CURRENT_TASK, r0, TOPHYS(PER_CPU(CURRENT_SAVE));
  800. /* Save away the syscall number. */
  801. swi r0, r1, PTO+PT_R0;
  802. tovirt(r1,r1)
  803. addi r5, r0, SIGTRAP /* send the trap signal */
  804. add r6, r0, CURRENT_TASK; /* Get current task ptr into r11 */
  805. addk r7, r0, r0 /* 3rd param zero */
  806. set_vms;
  807. addik r11, r0, send_sig;
  808. addik r15, r0, dbtrap_call;
  809. dbtrap_call: rtbd r11, 0;
  810. nop;
  811. set_bip; /* Ints masked for state restore*/
  812. lwi r11, r1, PTO+PT_MODE;
  813. bnei r11, 2f;
  814. /* Get current task ptr into r11 */
  815. lwi r11, CURRENT_TASK, TS_THREAD_INFO; /* get thread info */
  816. lwi r11, r11, TI_FLAGS; /* get flags in thread info */
  817. andi r11, r11, _TIF_NEED_RESCHED;
  818. beqi r11, 5f;
  819. /* Call the scheduler before returning from a syscall/trap. */
  820. bralid r15, schedule; /* Call scheduler */
  821. nop; /* delay slot */
  822. /* XXX Is PT_DTRACE handling needed here? */
  823. /* XXX m68knommu also checks TASK_STATE & TASK_COUNTER here. */
  824. /* Maybe handle a signal */
  825. 5: lwi r11, CURRENT_TASK, TS_THREAD_INFO; /* get thread info */
  826. lwi r11, r11, TI_FLAGS; /* get flags in thread info */
  827. andi r11, r11, _TIF_SIGPENDING;
  828. beqi r11, 1f; /* Signals to handle, handle them */
  829. /* Handle a signal return; Pending signals should be in r18. */
  830. /* Not all registers are saved by the normal trap/interrupt entry
  831. points (for instance, call-saved registers (because the normal
  832. C-compiler calling sequence in the kernel makes sure they're
  833. preserved), and call-clobbered registers in the case of
  834. traps), but signal handlers may want to examine or change the
  835. complete register state. Here we save anything not saved by
  836. the normal entry sequence, so that it may be safely restored
  837. (in a possibly modified form) after do_signal returns. */
  838. addik r5, r1, PTO; /* Arg 1: struct pt_regs *regs */
  839. addi r7, r0, 0; /* Arg 3: int in_syscall */
  840. bralid r15, do_signal; /* Handle any signals */
  841. add r6, r0, r0; /* Arg 2: sigset_t *oldset */
  842. /* Finally, return to user state. */
  843. 1:
  844. swi CURRENT_TASK, r0, PER_CPU(CURRENT_SAVE); /* save current */
  845. VM_OFF;
  846. tophys(r1,r1);
  847. RESTORE_REGS
  848. addik r1, r1, STATE_SAVE_SIZE /* Clean up stack space. */
  849. lwi r1, r1, PT_R1 - PT_SIZE;
  850. /* Restore user stack pointer. */
  851. bri 6f;
  852. /* Return to kernel state. */
  853. 2: VM_OFF;
  854. tophys(r1,r1);
  855. RESTORE_REGS
  856. addik r1, r1, STATE_SAVE_SIZE /* Clean up stack space. */
  857. tovirt(r1,r1);
  858. 6:
  859. DBTRAP_return: /* Make global symbol for debugging */
  860. rtbd r14, 0; /* Instructions to return from an IRQ */
  861. nop;
  862. ENTRY(_switch_to)
  863. /* prepare return value */
  864. addk r3, r0, CURRENT_TASK
  865. /* save registers in cpu_context */
  866. /* use r11 and r12, volatile registers, as temp register */
  867. /* give start of cpu_context for previous process */
  868. addik r11, r5, TI_CPU_CONTEXT
  869. swi r1, r11, CC_R1
  870. swi r2, r11, CC_R2
  871. /* skip volatile registers.
  872. * they are saved on stack when we jumped to _switch_to() */
  873. /* dedicated registers */
  874. swi r13, r11, CC_R13
  875. swi r14, r11, CC_R14
  876. swi r15, r11, CC_R15
  877. swi r16, r11, CC_R16
  878. swi r17, r11, CC_R17
  879. swi r18, r11, CC_R18
  880. /* save non-volatile registers */
  881. swi r19, r11, CC_R19
  882. swi r20, r11, CC_R20
  883. swi r21, r11, CC_R21
  884. swi r22, r11, CC_R22
  885. swi r23, r11, CC_R23
  886. swi r24, r11, CC_R24
  887. swi r25, r11, CC_R25
  888. swi r26, r11, CC_R26
  889. swi r27, r11, CC_R27
  890. swi r28, r11, CC_R28
  891. swi r29, r11, CC_R29
  892. swi r30, r11, CC_R30
  893. /* special purpose registers */
  894. mfs r12, rmsr
  895. nop
  896. swi r12, r11, CC_MSR
  897. mfs r12, rear
  898. nop
  899. swi r12, r11, CC_EAR
  900. mfs r12, resr
  901. nop
  902. swi r12, r11, CC_ESR
  903. mfs r12, rfsr
  904. nop
  905. swi r12, r11, CC_FSR
  906. /* update r31, the current-give me pointer to task which will be next */
  907. lwi CURRENT_TASK, r6, TI_TASK
  908. /* stored it to current_save too */
  909. swi CURRENT_TASK, r0, PER_CPU(CURRENT_SAVE)
  910. /* get new process' cpu context and restore */
  911. /* give me start where start context of next task */
  912. addik r11, r6, TI_CPU_CONTEXT
  913. /* non-volatile registers */
  914. lwi r30, r11, CC_R30
  915. lwi r29, r11, CC_R29
  916. lwi r28, r11, CC_R28
  917. lwi r27, r11, CC_R27
  918. lwi r26, r11, CC_R26
  919. lwi r25, r11, CC_R25
  920. lwi r24, r11, CC_R24
  921. lwi r23, r11, CC_R23
  922. lwi r22, r11, CC_R22
  923. lwi r21, r11, CC_R21
  924. lwi r20, r11, CC_R20
  925. lwi r19, r11, CC_R19
  926. /* dedicated registers */
  927. lwi r18, r11, CC_R18
  928. lwi r17, r11, CC_R17
  929. lwi r16, r11, CC_R16
  930. lwi r15, r11, CC_R15
  931. lwi r14, r11, CC_R14
  932. lwi r13, r11, CC_R13
  933. /* skip volatile registers */
  934. lwi r2, r11, CC_R2
  935. lwi r1, r11, CC_R1
  936. /* special purpose registers */
  937. lwi r12, r11, CC_FSR
  938. mts rfsr, r12
  939. nop
  940. lwi r12, r11, CC_MSR
  941. mts rmsr, r12
  942. nop
  943. rtsd r15, 8
  944. nop
  945. ENTRY(_reset)
  946. brai 0x70; /* Jump back to FS-boot */
  947. ENTRY(_break)
  948. mfs r5, rmsr
  949. nop
  950. swi r5, r0, 0x250 + TOPHYS(r0_ram)
  951. mfs r5, resr
  952. nop
  953. swi r5, r0, 0x254 + TOPHYS(r0_ram)
  954. bri 0
  955. /* These are compiled and loaded into high memory, then
  956. * copied into place in mach_early_setup */
  957. .section .init.ivt, "ax"
  958. .org 0x0
  959. /* this is very important - here is the reset vector */
  960. /* in current MMU branch you don't care what is here - it is
  961. * used from bootloader site - but this is correct for FS-BOOT */
  962. brai 0x70
  963. nop
  964. brai TOPHYS(_user_exception); /* syscall handler */
  965. brai TOPHYS(_interrupt); /* Interrupt handler */
  966. brai TOPHYS(_break); /* nmi trap handler */
  967. brai TOPHYS(_hw_exception_handler); /* HW exception handler */
  968. .org 0x60
  969. brai TOPHYS(_debug_exception); /* debug trap handler*/
  970. .section .rodata,"a"
  971. #include "syscall_table.S"
  972. syscall_table_size=(.-sys_call_table)
  973. type_SYSCALL:
  974. .ascii "SYSCALL\0"
  975. type_IRQ:
  976. .ascii "IRQ\0"
  977. type_IRQ_PREEMPT:
  978. .ascii "IRQ (PREEMPTED)\0"
  979. type_SYSCALL_PREEMPT:
  980. .ascii " SYSCALL (PREEMPTED)\0"
  981. /*
  982. * Trap decoding for stack unwinder
  983. * Tuples are (start addr, end addr, string)
  984. * If return address lies on [start addr, end addr],
  985. * unwinder displays 'string'
  986. */
  987. .align 4
  988. .global microblaze_trap_handlers
  989. microblaze_trap_handlers:
  990. /* Exact matches come first */
  991. .word ret_from_trap; .word ret_from_trap ; .word type_SYSCALL
  992. .word ret_from_irq ; .word ret_from_irq ; .word type_IRQ
  993. /* Fuzzy matches go here */
  994. .word ret_from_irq ; .word no_intr_resched ; .word type_IRQ_PREEMPT
  995. .word ret_from_trap; .word TRAP_return ; .word type_SYSCALL_PREEMPT
  996. /* End of table */
  997. .word 0 ; .word 0 ; .word 0