sn_sal.h 30 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104
  1. #ifndef _ASM_IA64_SN_SN_SAL_H
  2. #define _ASM_IA64_SN_SN_SAL_H
  3. /*
  4. * System Abstraction Layer definitions for IA64
  5. *
  6. * This file is subject to the terms and conditions of the GNU General Public
  7. * License. See the file "COPYING" in the main directory of this archive
  8. * for more details.
  9. *
  10. * Copyright (c) 2000-2005 Silicon Graphics, Inc. All rights reserved.
  11. */
  12. #include <linux/config.h>
  13. #include <asm/sal.h>
  14. #include <asm/sn/sn_cpuid.h>
  15. #include <asm/sn/arch.h>
  16. #include <asm/sn/geo.h>
  17. #include <asm/sn/nodepda.h>
  18. #include <asm/sn/shub_mmr.h>
  19. // SGI Specific Calls
  20. #define SN_SAL_POD_MODE 0x02000001
  21. #define SN_SAL_SYSTEM_RESET 0x02000002
  22. #define SN_SAL_PROBE 0x02000003
  23. #define SN_SAL_GET_MASTER_NASID 0x02000004
  24. #define SN_SAL_GET_KLCONFIG_ADDR 0x02000005
  25. #define SN_SAL_LOG_CE 0x02000006
  26. #define SN_SAL_REGISTER_CE 0x02000007
  27. #define SN_SAL_GET_PARTITION_ADDR 0x02000009
  28. #define SN_SAL_XP_ADDR_REGION 0x0200000f
  29. #define SN_SAL_NO_FAULT_ZONE_VIRTUAL 0x02000010
  30. #define SN_SAL_NO_FAULT_ZONE_PHYSICAL 0x02000011
  31. #define SN_SAL_PRINT_ERROR 0x02000012
  32. #define SN_SAL_SET_ERROR_HANDLING_FEATURES 0x0200001a // reentrant
  33. #define SN_SAL_GET_FIT_COMPT 0x0200001b // reentrant
  34. #define SN_SAL_GET_SAPIC_INFO 0x0200001d
  35. #define SN_SAL_GET_SN_INFO 0x0200001e
  36. #define SN_SAL_CONSOLE_PUTC 0x02000021
  37. #define SN_SAL_CONSOLE_GETC 0x02000022
  38. #define SN_SAL_CONSOLE_PUTS 0x02000023
  39. #define SN_SAL_CONSOLE_GETS 0x02000024
  40. #define SN_SAL_CONSOLE_GETS_TIMEOUT 0x02000025
  41. #define SN_SAL_CONSOLE_POLL 0x02000026
  42. #define SN_SAL_CONSOLE_INTR 0x02000027
  43. #define SN_SAL_CONSOLE_PUTB 0x02000028
  44. #define SN_SAL_CONSOLE_XMIT_CHARS 0x0200002a
  45. #define SN_SAL_CONSOLE_READC 0x0200002b
  46. #define SN_SAL_SYSCTL_OP 0x02000030
  47. #define SN_SAL_SYSCTL_MODID_GET 0x02000031
  48. #define SN_SAL_SYSCTL_GET 0x02000032
  49. #define SN_SAL_SYSCTL_IOBRICK_MODULE_GET 0x02000033
  50. #define SN_SAL_SYSCTL_IO_PORTSPEED_GET 0x02000035
  51. #define SN_SAL_SYSCTL_SLAB_GET 0x02000036
  52. #define SN_SAL_BUS_CONFIG 0x02000037
  53. #define SN_SAL_SYS_SERIAL_GET 0x02000038
  54. #define SN_SAL_PARTITION_SERIAL_GET 0x02000039
  55. #define SN_SAL_SYSTEM_POWER_DOWN 0x0200003b
  56. #define SN_SAL_GET_MASTER_BASEIO_NASID 0x0200003c
  57. #define SN_SAL_COHERENCE 0x0200003d
  58. #define SN_SAL_MEMPROTECT 0x0200003e
  59. #define SN_SAL_SYSCTL_FRU_CAPTURE 0x0200003f
  60. #define SN_SAL_SYSCTL_IOBRICK_PCI_OP 0x02000042 // reentrant
  61. #define SN_SAL_IROUTER_OP 0x02000043
  62. #define SN_SAL_SYSCTL_EVENT 0x02000044
  63. #define SN_SAL_IOIF_INTERRUPT 0x0200004a
  64. #define SN_SAL_HWPERF_OP 0x02000050 // lock
  65. #define SN_SAL_IOIF_ERROR_INTERRUPT 0x02000051
  66. #define SN_SAL_IOIF_PCI_SAFE 0x02000052
  67. #define SN_SAL_IOIF_SLOT_ENABLE 0x02000053
  68. #define SN_SAL_IOIF_SLOT_DISABLE 0x02000054
  69. #define SN_SAL_IOIF_GET_HUBDEV_INFO 0x02000055
  70. #define SN_SAL_IOIF_GET_PCIBUS_INFO 0x02000056
  71. #define SN_SAL_IOIF_GET_PCIDEV_INFO 0x02000057
  72. #define SN_SAL_IOIF_GET_WIDGET_DMAFLUSH_LIST 0x02000058
  73. #define SN_SAL_HUB_ERROR_INTERRUPT 0x02000060
  74. #define SN_SAL_BTE_RECOVER 0x02000061
  75. #define SN_SAL_RESERVED_DO_NOT_USE 0x02000062
  76. #define SN_SAL_IOIF_GET_PCI_TOPOLOGY 0x02000064
  77. #define SN_SAL_GET_PROM_FEATURE_SET 0x02000065
  78. #define SN_SAL_SET_OS_FEATURE_SET 0x02000066
  79. /*
  80. * Service-specific constants
  81. */
  82. /* Console interrupt manipulation */
  83. /* action codes */
  84. #define SAL_CONSOLE_INTR_OFF 0 /* turn the interrupt off */
  85. #define SAL_CONSOLE_INTR_ON 1 /* turn the interrupt on */
  86. #define SAL_CONSOLE_INTR_STATUS 2 /* retrieve the interrupt status */
  87. /* interrupt specification & status return codes */
  88. #define SAL_CONSOLE_INTR_XMIT 1 /* output interrupt */
  89. #define SAL_CONSOLE_INTR_RECV 2 /* input interrupt */
  90. /* interrupt handling */
  91. #define SAL_INTR_ALLOC 1
  92. #define SAL_INTR_FREE 2
  93. /*
  94. * operations available on the generic SN_SAL_SYSCTL_OP
  95. * runtime service
  96. */
  97. #define SAL_SYSCTL_OP_IOBOARD 0x0001 /* retrieve board type */
  98. #define SAL_SYSCTL_OP_TIO_JLCK_RST 0x0002 /* issue TIO clock reset */
  99. /*
  100. * IRouter (i.e. generalized system controller) operations
  101. */
  102. #define SAL_IROUTER_OPEN 0 /* open a subchannel */
  103. #define SAL_IROUTER_CLOSE 1 /* close a subchannel */
  104. #define SAL_IROUTER_SEND 2 /* send part of an IRouter packet */
  105. #define SAL_IROUTER_RECV 3 /* receive part of an IRouter packet */
  106. #define SAL_IROUTER_INTR_STATUS 4 /* check the interrupt status for
  107. * an open subchannel
  108. */
  109. #define SAL_IROUTER_INTR_ON 5 /* enable an interrupt */
  110. #define SAL_IROUTER_INTR_OFF 6 /* disable an interrupt */
  111. #define SAL_IROUTER_INIT 7 /* initialize IRouter driver */
  112. /* IRouter interrupt mask bits */
  113. #define SAL_IROUTER_INTR_XMIT SAL_CONSOLE_INTR_XMIT
  114. #define SAL_IROUTER_INTR_RECV SAL_CONSOLE_INTR_RECV
  115. /*
  116. * Error Handling Features
  117. */
  118. #define SAL_ERR_FEAT_MCA_SLV_TO_OS_INIT_SLV 0x1 // obsolete
  119. #define SAL_ERR_FEAT_LOG_SBES 0x2 // obsolete
  120. #define SAL_ERR_FEAT_MFR_OVERRIDE 0x4
  121. #define SAL_ERR_FEAT_SBE_THRESHOLD 0xffff0000
  122. /*
  123. * SAL Error Codes
  124. */
  125. #define SALRET_MORE_PASSES 1
  126. #define SALRET_OK 0
  127. #define SALRET_NOT_IMPLEMENTED (-1)
  128. #define SALRET_INVALID_ARG (-2)
  129. #define SALRET_ERROR (-3)
  130. #define SN_SAL_FAKE_PROM 0x02009999
  131. /**
  132. * sn_sal_revision - get the SGI SAL revision number
  133. *
  134. * The SGI PROM stores its version in the sal_[ab]_rev_(major|minor).
  135. * This routine simply extracts the major and minor values and
  136. * presents them in a u32 format.
  137. *
  138. * For example, version 4.05 would be represented at 0x0405.
  139. */
  140. static inline u32
  141. sn_sal_rev(void)
  142. {
  143. struct ia64_sal_systab *systab = efi.sal_systab;
  144. return (u32)(systab->sal_b_rev_major << 8 | systab->sal_b_rev_minor);
  145. }
  146. /*
  147. * Returns the master console nasid, if the call fails, return an illegal
  148. * value.
  149. */
  150. static inline u64
  151. ia64_sn_get_console_nasid(void)
  152. {
  153. struct ia64_sal_retval ret_stuff;
  154. ret_stuff.status = 0;
  155. ret_stuff.v0 = 0;
  156. ret_stuff.v1 = 0;
  157. ret_stuff.v2 = 0;
  158. SAL_CALL(ret_stuff, SN_SAL_GET_MASTER_NASID, 0, 0, 0, 0, 0, 0, 0);
  159. if (ret_stuff.status < 0)
  160. return ret_stuff.status;
  161. /* Master console nasid is in 'v0' */
  162. return ret_stuff.v0;
  163. }
  164. /*
  165. * Returns the master baseio nasid, if the call fails, return an illegal
  166. * value.
  167. */
  168. static inline u64
  169. ia64_sn_get_master_baseio_nasid(void)
  170. {
  171. struct ia64_sal_retval ret_stuff;
  172. ret_stuff.status = 0;
  173. ret_stuff.v0 = 0;
  174. ret_stuff.v1 = 0;
  175. ret_stuff.v2 = 0;
  176. SAL_CALL(ret_stuff, SN_SAL_GET_MASTER_BASEIO_NASID, 0, 0, 0, 0, 0, 0, 0);
  177. if (ret_stuff.status < 0)
  178. return ret_stuff.status;
  179. /* Master baseio nasid is in 'v0' */
  180. return ret_stuff.v0;
  181. }
  182. static inline void *
  183. ia64_sn_get_klconfig_addr(nasid_t nasid)
  184. {
  185. struct ia64_sal_retval ret_stuff;
  186. ret_stuff.status = 0;
  187. ret_stuff.v0 = 0;
  188. ret_stuff.v1 = 0;
  189. ret_stuff.v2 = 0;
  190. SAL_CALL(ret_stuff, SN_SAL_GET_KLCONFIG_ADDR, (u64)nasid, 0, 0, 0, 0, 0, 0);
  191. return ret_stuff.v0 ? __va(ret_stuff.v0) : NULL;
  192. }
  193. /*
  194. * Returns the next console character.
  195. */
  196. static inline u64
  197. ia64_sn_console_getc(int *ch)
  198. {
  199. struct ia64_sal_retval ret_stuff;
  200. ret_stuff.status = 0;
  201. ret_stuff.v0 = 0;
  202. ret_stuff.v1 = 0;
  203. ret_stuff.v2 = 0;
  204. SAL_CALL_NOLOCK(ret_stuff, SN_SAL_CONSOLE_GETC, 0, 0, 0, 0, 0, 0, 0);
  205. /* character is in 'v0' */
  206. *ch = (int)ret_stuff.v0;
  207. return ret_stuff.status;
  208. }
  209. /*
  210. * Read a character from the SAL console device, after a previous interrupt
  211. * or poll operation has given us to know that a character is available
  212. * to be read.
  213. */
  214. static inline u64
  215. ia64_sn_console_readc(void)
  216. {
  217. struct ia64_sal_retval ret_stuff;
  218. ret_stuff.status = 0;
  219. ret_stuff.v0 = 0;
  220. ret_stuff.v1 = 0;
  221. ret_stuff.v2 = 0;
  222. SAL_CALL_NOLOCK(ret_stuff, SN_SAL_CONSOLE_READC, 0, 0, 0, 0, 0, 0, 0);
  223. /* character is in 'v0' */
  224. return ret_stuff.v0;
  225. }
  226. /*
  227. * Sends the given character to the console.
  228. */
  229. static inline u64
  230. ia64_sn_console_putc(char ch)
  231. {
  232. struct ia64_sal_retval ret_stuff;
  233. ret_stuff.status = 0;
  234. ret_stuff.v0 = 0;
  235. ret_stuff.v1 = 0;
  236. ret_stuff.v2 = 0;
  237. SAL_CALL_NOLOCK(ret_stuff, SN_SAL_CONSOLE_PUTC, (uint64_t)ch, 0, 0, 0, 0, 0, 0);
  238. return ret_stuff.status;
  239. }
  240. /*
  241. * Sends the given buffer to the console.
  242. */
  243. static inline u64
  244. ia64_sn_console_putb(const char *buf, int len)
  245. {
  246. struct ia64_sal_retval ret_stuff;
  247. ret_stuff.status = 0;
  248. ret_stuff.v0 = 0;
  249. ret_stuff.v1 = 0;
  250. ret_stuff.v2 = 0;
  251. SAL_CALL_NOLOCK(ret_stuff, SN_SAL_CONSOLE_PUTB, (uint64_t)buf, (uint64_t)len, 0, 0, 0, 0, 0);
  252. if ( ret_stuff.status == 0 ) {
  253. return ret_stuff.v0;
  254. }
  255. return (u64)0;
  256. }
  257. /*
  258. * Print a platform error record
  259. */
  260. static inline u64
  261. ia64_sn_plat_specific_err_print(int (*hook)(const char*, ...), char *rec)
  262. {
  263. struct ia64_sal_retval ret_stuff;
  264. ret_stuff.status = 0;
  265. ret_stuff.v0 = 0;
  266. ret_stuff.v1 = 0;
  267. ret_stuff.v2 = 0;
  268. SAL_CALL_REENTRANT(ret_stuff, SN_SAL_PRINT_ERROR, (uint64_t)hook, (uint64_t)rec, 0, 0, 0, 0, 0);
  269. return ret_stuff.status;
  270. }
  271. /*
  272. * Check for Platform errors
  273. */
  274. static inline u64
  275. ia64_sn_plat_cpei_handler(void)
  276. {
  277. struct ia64_sal_retval ret_stuff;
  278. ret_stuff.status = 0;
  279. ret_stuff.v0 = 0;
  280. ret_stuff.v1 = 0;
  281. ret_stuff.v2 = 0;
  282. SAL_CALL_NOLOCK(ret_stuff, SN_SAL_LOG_CE, 0, 0, 0, 0, 0, 0, 0);
  283. return ret_stuff.status;
  284. }
  285. /*
  286. * Set Error Handling Features (Obsolete)
  287. */
  288. static inline u64
  289. ia64_sn_plat_set_error_handling_features(void)
  290. {
  291. struct ia64_sal_retval ret_stuff;
  292. ret_stuff.status = 0;
  293. ret_stuff.v0 = 0;
  294. ret_stuff.v1 = 0;
  295. ret_stuff.v2 = 0;
  296. SAL_CALL_REENTRANT(ret_stuff, SN_SAL_SET_ERROR_HANDLING_FEATURES,
  297. (SAL_ERR_FEAT_MCA_SLV_TO_OS_INIT_SLV | SAL_ERR_FEAT_LOG_SBES),
  298. 0, 0, 0, 0, 0, 0);
  299. return ret_stuff.status;
  300. }
  301. /*
  302. * Checks for console input.
  303. */
  304. static inline u64
  305. ia64_sn_console_check(int *result)
  306. {
  307. struct ia64_sal_retval ret_stuff;
  308. ret_stuff.status = 0;
  309. ret_stuff.v0 = 0;
  310. ret_stuff.v1 = 0;
  311. ret_stuff.v2 = 0;
  312. SAL_CALL_NOLOCK(ret_stuff, SN_SAL_CONSOLE_POLL, 0, 0, 0, 0, 0, 0, 0);
  313. /* result is in 'v0' */
  314. *result = (int)ret_stuff.v0;
  315. return ret_stuff.status;
  316. }
  317. /*
  318. * Checks console interrupt status
  319. */
  320. static inline u64
  321. ia64_sn_console_intr_status(void)
  322. {
  323. struct ia64_sal_retval ret_stuff;
  324. ret_stuff.status = 0;
  325. ret_stuff.v0 = 0;
  326. ret_stuff.v1 = 0;
  327. ret_stuff.v2 = 0;
  328. SAL_CALL_NOLOCK(ret_stuff, SN_SAL_CONSOLE_INTR,
  329. 0, SAL_CONSOLE_INTR_STATUS,
  330. 0, 0, 0, 0, 0);
  331. if (ret_stuff.status == 0) {
  332. return ret_stuff.v0;
  333. }
  334. return 0;
  335. }
  336. /*
  337. * Enable an interrupt on the SAL console device.
  338. */
  339. static inline void
  340. ia64_sn_console_intr_enable(uint64_t intr)
  341. {
  342. struct ia64_sal_retval ret_stuff;
  343. ret_stuff.status = 0;
  344. ret_stuff.v0 = 0;
  345. ret_stuff.v1 = 0;
  346. ret_stuff.v2 = 0;
  347. SAL_CALL_NOLOCK(ret_stuff, SN_SAL_CONSOLE_INTR,
  348. intr, SAL_CONSOLE_INTR_ON,
  349. 0, 0, 0, 0, 0);
  350. }
  351. /*
  352. * Disable an interrupt on the SAL console device.
  353. */
  354. static inline void
  355. ia64_sn_console_intr_disable(uint64_t intr)
  356. {
  357. struct ia64_sal_retval ret_stuff;
  358. ret_stuff.status = 0;
  359. ret_stuff.v0 = 0;
  360. ret_stuff.v1 = 0;
  361. ret_stuff.v2 = 0;
  362. SAL_CALL_NOLOCK(ret_stuff, SN_SAL_CONSOLE_INTR,
  363. intr, SAL_CONSOLE_INTR_OFF,
  364. 0, 0, 0, 0, 0);
  365. }
  366. /*
  367. * Sends a character buffer to the console asynchronously.
  368. */
  369. static inline u64
  370. ia64_sn_console_xmit_chars(char *buf, int len)
  371. {
  372. struct ia64_sal_retval ret_stuff;
  373. ret_stuff.status = 0;
  374. ret_stuff.v0 = 0;
  375. ret_stuff.v1 = 0;
  376. ret_stuff.v2 = 0;
  377. SAL_CALL_NOLOCK(ret_stuff, SN_SAL_CONSOLE_XMIT_CHARS,
  378. (uint64_t)buf, (uint64_t)len,
  379. 0, 0, 0, 0, 0);
  380. if (ret_stuff.status == 0) {
  381. return ret_stuff.v0;
  382. }
  383. return 0;
  384. }
  385. /*
  386. * Returns the iobrick module Id
  387. */
  388. static inline u64
  389. ia64_sn_sysctl_iobrick_module_get(nasid_t nasid, int *result)
  390. {
  391. struct ia64_sal_retval ret_stuff;
  392. ret_stuff.status = 0;
  393. ret_stuff.v0 = 0;
  394. ret_stuff.v1 = 0;
  395. ret_stuff.v2 = 0;
  396. SAL_CALL_NOLOCK(ret_stuff, SN_SAL_SYSCTL_IOBRICK_MODULE_GET, nasid, 0, 0, 0, 0, 0, 0);
  397. /* result is in 'v0' */
  398. *result = (int)ret_stuff.v0;
  399. return ret_stuff.status;
  400. }
  401. /**
  402. * ia64_sn_pod_mode - call the SN_SAL_POD_MODE function
  403. *
  404. * SN_SAL_POD_MODE actually takes an argument, but it's always
  405. * 0 when we call it from the kernel, so we don't have to expose
  406. * it to the caller.
  407. */
  408. static inline u64
  409. ia64_sn_pod_mode(void)
  410. {
  411. struct ia64_sal_retval isrv;
  412. SAL_CALL_REENTRANT(isrv, SN_SAL_POD_MODE, 0, 0, 0, 0, 0, 0, 0);
  413. if (isrv.status)
  414. return 0;
  415. return isrv.v0;
  416. }
  417. /**
  418. * ia64_sn_probe_mem - read from memory safely
  419. * @addr: address to probe
  420. * @size: number bytes to read (1,2,4,8)
  421. * @data_ptr: address to store value read by probe (-1 returned if probe fails)
  422. *
  423. * Call into the SAL to do a memory read. If the read generates a machine
  424. * check, this routine will recover gracefully and return -1 to the caller.
  425. * @addr is usually a kernel virtual address in uncached space (i.e. the
  426. * address starts with 0xc), but if called in physical mode, @addr should
  427. * be a physical address.
  428. *
  429. * Return values:
  430. * 0 - probe successful
  431. * 1 - probe failed (generated MCA)
  432. * 2 - Bad arg
  433. * <0 - PAL error
  434. */
  435. static inline u64
  436. ia64_sn_probe_mem(long addr, long size, void *data_ptr)
  437. {
  438. struct ia64_sal_retval isrv;
  439. SAL_CALL(isrv, SN_SAL_PROBE, addr, size, 0, 0, 0, 0, 0);
  440. if (data_ptr) {
  441. switch (size) {
  442. case 1:
  443. *((u8*)data_ptr) = (u8)isrv.v0;
  444. break;
  445. case 2:
  446. *((u16*)data_ptr) = (u16)isrv.v0;
  447. break;
  448. case 4:
  449. *((u32*)data_ptr) = (u32)isrv.v0;
  450. break;
  451. case 8:
  452. *((u64*)data_ptr) = (u64)isrv.v0;
  453. break;
  454. default:
  455. isrv.status = 2;
  456. }
  457. }
  458. return isrv.status;
  459. }
  460. /*
  461. * Retrieve the system serial number as an ASCII string.
  462. */
  463. static inline u64
  464. ia64_sn_sys_serial_get(char *buf)
  465. {
  466. struct ia64_sal_retval ret_stuff;
  467. SAL_CALL_NOLOCK(ret_stuff, SN_SAL_SYS_SERIAL_GET, buf, 0, 0, 0, 0, 0, 0);
  468. return ret_stuff.status;
  469. }
  470. extern char sn_system_serial_number_string[];
  471. extern u64 sn_partition_serial_number;
  472. static inline char *
  473. sn_system_serial_number(void) {
  474. if (sn_system_serial_number_string[0]) {
  475. return(sn_system_serial_number_string);
  476. } else {
  477. ia64_sn_sys_serial_get(sn_system_serial_number_string);
  478. return(sn_system_serial_number_string);
  479. }
  480. }
  481. /*
  482. * Returns a unique id number for this system and partition (suitable for
  483. * use with license managers), based in part on the system serial number.
  484. */
  485. static inline u64
  486. ia64_sn_partition_serial_get(void)
  487. {
  488. struct ia64_sal_retval ret_stuff;
  489. ia64_sal_oemcall_reentrant(&ret_stuff, SN_SAL_PARTITION_SERIAL_GET, 0,
  490. 0, 0, 0, 0, 0, 0);
  491. if (ret_stuff.status != 0)
  492. return 0;
  493. return ret_stuff.v0;
  494. }
  495. static inline u64
  496. sn_partition_serial_number_val(void) {
  497. if (unlikely(sn_partition_serial_number == 0)) {
  498. sn_partition_serial_number = ia64_sn_partition_serial_get();
  499. }
  500. return sn_partition_serial_number;
  501. }
  502. /*
  503. * Returns the physical address of the partition's reserved page through
  504. * an iterative number of calls.
  505. *
  506. * On first call, 'cookie' and 'len' should be set to 0, and 'addr'
  507. * set to the nasid of the partition whose reserved page's address is
  508. * being sought.
  509. * On subsequent calls, pass the values, that were passed back on the
  510. * previous call.
  511. *
  512. * While the return status equals SALRET_MORE_PASSES, keep calling
  513. * this function after first copying 'len' bytes starting at 'addr'
  514. * into 'buf'. Once the return status equals SALRET_OK, 'addr' will
  515. * be the physical address of the partition's reserved page. If the
  516. * return status equals neither of these, an error as occurred.
  517. */
  518. static inline s64
  519. sn_partition_reserved_page_pa(u64 buf, u64 *cookie, u64 *addr, u64 *len)
  520. {
  521. struct ia64_sal_retval rv;
  522. ia64_sal_oemcall_reentrant(&rv, SN_SAL_GET_PARTITION_ADDR, *cookie,
  523. *addr, buf, *len, 0, 0, 0);
  524. *cookie = rv.v0;
  525. *addr = rv.v1;
  526. *len = rv.v2;
  527. return rv.status;
  528. }
  529. /*
  530. * Register or unregister a physical address range being referenced across
  531. * a partition boundary for which certain SAL errors should be scanned for,
  532. * cleaned up and ignored. This is of value for kernel partitioning code only.
  533. * Values for the operation argument:
  534. * 1 = register this address range with SAL
  535. * 0 = unregister this address range with SAL
  536. *
  537. * SAL maintains a reference count on an address range in case it is registered
  538. * multiple times.
  539. *
  540. * On success, returns the reference count of the address range after the SAL
  541. * call has performed the current registration/unregistration. Returns a
  542. * negative value if an error occurred.
  543. */
  544. static inline int
  545. sn_register_xp_addr_region(u64 paddr, u64 len, int operation)
  546. {
  547. struct ia64_sal_retval ret_stuff;
  548. ia64_sal_oemcall(&ret_stuff, SN_SAL_XP_ADDR_REGION, paddr, len,
  549. (u64)operation, 0, 0, 0, 0);
  550. return ret_stuff.status;
  551. }
  552. /*
  553. * Register or unregister an instruction range for which SAL errors should
  554. * be ignored. If an error occurs while in the registered range, SAL jumps
  555. * to return_addr after ignoring the error. Values for the operation argument:
  556. * 1 = register this instruction range with SAL
  557. * 0 = unregister this instruction range with SAL
  558. *
  559. * Returns 0 on success, or a negative value if an error occurred.
  560. */
  561. static inline int
  562. sn_register_nofault_code(u64 start_addr, u64 end_addr, u64 return_addr,
  563. int virtual, int operation)
  564. {
  565. struct ia64_sal_retval ret_stuff;
  566. u64 call;
  567. if (virtual) {
  568. call = SN_SAL_NO_FAULT_ZONE_VIRTUAL;
  569. } else {
  570. call = SN_SAL_NO_FAULT_ZONE_PHYSICAL;
  571. }
  572. ia64_sal_oemcall(&ret_stuff, call, start_addr, end_addr, return_addr,
  573. (u64)1, 0, 0, 0);
  574. return ret_stuff.status;
  575. }
  576. /*
  577. * Change or query the coherence domain for this partition. Each cpu-based
  578. * nasid is represented by a bit in an array of 64-bit words:
  579. * 0 = not in this partition's coherency domain
  580. * 1 = in this partition's coherency domain
  581. *
  582. * It is not possible for the local system's nasids to be removed from
  583. * the coherency domain. Purpose of the domain arguments:
  584. * new_domain = set the coherence domain to the given nasids
  585. * old_domain = return the current coherence domain
  586. *
  587. * Returns 0 on success, or a negative value if an error occurred.
  588. */
  589. static inline int
  590. sn_change_coherence(u64 *new_domain, u64 *old_domain)
  591. {
  592. struct ia64_sal_retval ret_stuff;
  593. ia64_sal_oemcall(&ret_stuff, SN_SAL_COHERENCE, (u64)new_domain,
  594. (u64)old_domain, 0, 0, 0, 0, 0);
  595. return ret_stuff.status;
  596. }
  597. /*
  598. * Change memory access protections for a physical address range.
  599. * nasid_array is not used on Altix, but may be in future architectures.
  600. * Available memory protection access classes are defined after the function.
  601. */
  602. static inline int
  603. sn_change_memprotect(u64 paddr, u64 len, u64 perms, u64 *nasid_array)
  604. {
  605. struct ia64_sal_retval ret_stuff;
  606. int cnodeid;
  607. unsigned long irq_flags;
  608. cnodeid = nasid_to_cnodeid(get_node_number(paddr));
  609. local_irq_save(irq_flags);
  610. ia64_sal_oemcall_nolock(&ret_stuff, SN_SAL_MEMPROTECT, paddr, len,
  611. (u64)nasid_array, perms, 0, 0, 0);
  612. local_irq_restore(irq_flags);
  613. return ret_stuff.status;
  614. }
  615. #define SN_MEMPROT_ACCESS_CLASS_0 0x14a080
  616. #define SN_MEMPROT_ACCESS_CLASS_1 0x2520c2
  617. #define SN_MEMPROT_ACCESS_CLASS_2 0x14a1ca
  618. #define SN_MEMPROT_ACCESS_CLASS_3 0x14a290
  619. #define SN_MEMPROT_ACCESS_CLASS_6 0x084080
  620. #define SN_MEMPROT_ACCESS_CLASS_7 0x021080
  621. /*
  622. * Turns off system power.
  623. */
  624. static inline void
  625. ia64_sn_power_down(void)
  626. {
  627. struct ia64_sal_retval ret_stuff;
  628. SAL_CALL(ret_stuff, SN_SAL_SYSTEM_POWER_DOWN, 0, 0, 0, 0, 0, 0, 0);
  629. while(1)
  630. cpu_relax();
  631. /* never returns */
  632. }
  633. /**
  634. * ia64_sn_fru_capture - tell the system controller to capture hw state
  635. *
  636. * This routine will call the SAL which will tell the system controller(s)
  637. * to capture hw mmr information from each SHub in the system.
  638. */
  639. static inline u64
  640. ia64_sn_fru_capture(void)
  641. {
  642. struct ia64_sal_retval isrv;
  643. SAL_CALL(isrv, SN_SAL_SYSCTL_FRU_CAPTURE, 0, 0, 0, 0, 0, 0, 0);
  644. if (isrv.status)
  645. return 0;
  646. return isrv.v0;
  647. }
  648. /*
  649. * Performs an operation on a PCI bus or slot -- power up, power down
  650. * or reset.
  651. */
  652. static inline u64
  653. ia64_sn_sysctl_iobrick_pci_op(nasid_t n, u64 connection_type,
  654. u64 bus, char slot,
  655. u64 action)
  656. {
  657. struct ia64_sal_retval rv = {0, 0, 0, 0};
  658. SAL_CALL_NOLOCK(rv, SN_SAL_SYSCTL_IOBRICK_PCI_OP, connection_type, n, action,
  659. bus, (u64) slot, 0, 0);
  660. if (rv.status)
  661. return rv.v0;
  662. return 0;
  663. }
  664. /*
  665. * Open a subchannel for sending arbitrary data to the system
  666. * controller network via the system controller device associated with
  667. * 'nasid'. Return the subchannel number or a negative error code.
  668. */
  669. static inline int
  670. ia64_sn_irtr_open(nasid_t nasid)
  671. {
  672. struct ia64_sal_retval rv;
  673. SAL_CALL_REENTRANT(rv, SN_SAL_IROUTER_OP, SAL_IROUTER_OPEN, nasid,
  674. 0, 0, 0, 0, 0);
  675. return (int) rv.v0;
  676. }
  677. /*
  678. * Close system controller subchannel 'subch' previously opened on 'nasid'.
  679. */
  680. static inline int
  681. ia64_sn_irtr_close(nasid_t nasid, int subch)
  682. {
  683. struct ia64_sal_retval rv;
  684. SAL_CALL_REENTRANT(rv, SN_SAL_IROUTER_OP, SAL_IROUTER_CLOSE,
  685. (u64) nasid, (u64) subch, 0, 0, 0, 0);
  686. return (int) rv.status;
  687. }
  688. /*
  689. * Read data from system controller associated with 'nasid' on
  690. * subchannel 'subch'. The buffer to be filled is pointed to by
  691. * 'buf', and its capacity is in the integer pointed to by 'len'. The
  692. * referent of 'len' is set to the number of bytes read by the SAL
  693. * call. The return value is either SALRET_OK (for bytes read) or
  694. * SALRET_ERROR (for error or "no data available").
  695. */
  696. static inline int
  697. ia64_sn_irtr_recv(nasid_t nasid, int subch, char *buf, int *len)
  698. {
  699. struct ia64_sal_retval rv;
  700. SAL_CALL_REENTRANT(rv, SN_SAL_IROUTER_OP, SAL_IROUTER_RECV,
  701. (u64) nasid, (u64) subch, (u64) buf, (u64) len,
  702. 0, 0);
  703. return (int) rv.status;
  704. }
  705. /*
  706. * Write data to the system controller network via the system
  707. * controller associated with 'nasid' on suchannel 'subch'. The
  708. * buffer to be written out is pointed to by 'buf', and 'len' is the
  709. * number of bytes to be written. The return value is either the
  710. * number of bytes written (which could be zero) or a negative error
  711. * code.
  712. */
  713. static inline int
  714. ia64_sn_irtr_send(nasid_t nasid, int subch, char *buf, int len)
  715. {
  716. struct ia64_sal_retval rv;
  717. SAL_CALL_REENTRANT(rv, SN_SAL_IROUTER_OP, SAL_IROUTER_SEND,
  718. (u64) nasid, (u64) subch, (u64) buf, (u64) len,
  719. 0, 0);
  720. return (int) rv.v0;
  721. }
  722. /*
  723. * Check whether any interrupts are pending for the system controller
  724. * associated with 'nasid' and its subchannel 'subch'. The return
  725. * value is a mask of pending interrupts (SAL_IROUTER_INTR_XMIT and/or
  726. * SAL_IROUTER_INTR_RECV).
  727. */
  728. static inline int
  729. ia64_sn_irtr_intr(nasid_t nasid, int subch)
  730. {
  731. struct ia64_sal_retval rv;
  732. SAL_CALL_REENTRANT(rv, SN_SAL_IROUTER_OP, SAL_IROUTER_INTR_STATUS,
  733. (u64) nasid, (u64) subch, 0, 0, 0, 0);
  734. return (int) rv.v0;
  735. }
  736. /*
  737. * Enable the interrupt indicated by the intr parameter (either
  738. * SAL_IROUTER_INTR_XMIT or SAL_IROUTER_INTR_RECV).
  739. */
  740. static inline int
  741. ia64_sn_irtr_intr_enable(nasid_t nasid, int subch, u64 intr)
  742. {
  743. struct ia64_sal_retval rv;
  744. SAL_CALL_REENTRANT(rv, SN_SAL_IROUTER_OP, SAL_IROUTER_INTR_ON,
  745. (u64) nasid, (u64) subch, intr, 0, 0, 0);
  746. return (int) rv.v0;
  747. }
  748. /*
  749. * Disable the interrupt indicated by the intr parameter (either
  750. * SAL_IROUTER_INTR_XMIT or SAL_IROUTER_INTR_RECV).
  751. */
  752. static inline int
  753. ia64_sn_irtr_intr_disable(nasid_t nasid, int subch, u64 intr)
  754. {
  755. struct ia64_sal_retval rv;
  756. SAL_CALL_REENTRANT(rv, SN_SAL_IROUTER_OP, SAL_IROUTER_INTR_OFF,
  757. (u64) nasid, (u64) subch, intr, 0, 0, 0);
  758. return (int) rv.v0;
  759. }
  760. /*
  761. * Set up a node as the point of contact for system controller
  762. * environmental event delivery.
  763. */
  764. static inline int
  765. ia64_sn_sysctl_event_init(nasid_t nasid)
  766. {
  767. struct ia64_sal_retval rv;
  768. SAL_CALL_REENTRANT(rv, SN_SAL_SYSCTL_EVENT, (u64) nasid,
  769. 0, 0, 0, 0, 0, 0);
  770. return (int) rv.v0;
  771. }
  772. /*
  773. * Ask the system controller on the specified nasid to reset
  774. * the CX corelet clock. Only valid on TIO nodes.
  775. */
  776. static inline int
  777. ia64_sn_sysctl_tio_clock_reset(nasid_t nasid)
  778. {
  779. struct ia64_sal_retval rv;
  780. SAL_CALL_REENTRANT(rv, SN_SAL_SYSCTL_OP, SAL_SYSCTL_OP_TIO_JLCK_RST,
  781. nasid, 0, 0, 0, 0, 0);
  782. if (rv.status != 0)
  783. return (int)rv.status;
  784. if (rv.v0 != 0)
  785. return (int)rv.v0;
  786. return 0;
  787. }
  788. /*
  789. * Get the associated ioboard type for a given nasid.
  790. */
  791. static inline int
  792. ia64_sn_sysctl_ioboard_get(nasid_t nasid)
  793. {
  794. struct ia64_sal_retval rv;
  795. SAL_CALL_REENTRANT(rv, SN_SAL_SYSCTL_OP, SAL_SYSCTL_OP_IOBOARD,
  796. nasid, 0, 0, 0, 0, 0);
  797. if (rv.v0 != 0)
  798. return (int)rv.v0;
  799. if (rv.v1 != 0)
  800. return (int)rv.v1;
  801. return 0;
  802. }
  803. /**
  804. * ia64_sn_get_fit_compt - read a FIT entry from the PROM header
  805. * @nasid: NASID of node to read
  806. * @index: FIT entry index to be retrieved (0..n)
  807. * @fitentry: 16 byte buffer where FIT entry will be stored.
  808. * @banbuf: optional buffer for retrieving banner
  809. * @banlen: length of banner buffer
  810. *
  811. * Access to the physical PROM chips needs to be serialized since reads and
  812. * writes can't occur at the same time, so we need to call into the SAL when
  813. * we want to look at the FIT entries on the chips.
  814. *
  815. * Returns:
  816. * %SALRET_OK if ok
  817. * %SALRET_INVALID_ARG if index too big
  818. * %SALRET_NOT_IMPLEMENTED if running on older PROM
  819. * ??? if nasid invalid OR banner buffer not large enough
  820. */
  821. static inline int
  822. ia64_sn_get_fit_compt(u64 nasid, u64 index, void *fitentry, void *banbuf,
  823. u64 banlen)
  824. {
  825. struct ia64_sal_retval rv;
  826. SAL_CALL_NOLOCK(rv, SN_SAL_GET_FIT_COMPT, nasid, index, fitentry,
  827. banbuf, banlen, 0, 0);
  828. return (int) rv.status;
  829. }
  830. /*
  831. * Initialize the SAL components of the system controller
  832. * communication driver; specifically pass in a sizable buffer that
  833. * can be used for allocation of subchannel queues as new subchannels
  834. * are opened. "buf" points to the buffer, and "len" specifies its
  835. * length.
  836. */
  837. static inline int
  838. ia64_sn_irtr_init(nasid_t nasid, void *buf, int len)
  839. {
  840. struct ia64_sal_retval rv;
  841. SAL_CALL_REENTRANT(rv, SN_SAL_IROUTER_OP, SAL_IROUTER_INIT,
  842. (u64) nasid, (u64) buf, (u64) len, 0, 0, 0);
  843. return (int) rv.status;
  844. }
  845. /*
  846. * Returns the nasid, subnode & slice corresponding to a SAPIC ID
  847. *
  848. * In:
  849. * arg0 - SN_SAL_GET_SAPIC_INFO
  850. * arg1 - sapicid (lid >> 16)
  851. * Out:
  852. * v0 - nasid
  853. * v1 - subnode
  854. * v2 - slice
  855. */
  856. static inline u64
  857. ia64_sn_get_sapic_info(int sapicid, int *nasid, int *subnode, int *slice)
  858. {
  859. struct ia64_sal_retval ret_stuff;
  860. ret_stuff.status = 0;
  861. ret_stuff.v0 = 0;
  862. ret_stuff.v1 = 0;
  863. ret_stuff.v2 = 0;
  864. SAL_CALL_NOLOCK(ret_stuff, SN_SAL_GET_SAPIC_INFO, sapicid, 0, 0, 0, 0, 0, 0);
  865. /***** BEGIN HACK - temp til old proms no longer supported ********/
  866. if (ret_stuff.status == SALRET_NOT_IMPLEMENTED) {
  867. if (nasid) *nasid = sapicid & 0xfff;
  868. if (subnode) *subnode = (sapicid >> 13) & 1;
  869. if (slice) *slice = (sapicid >> 12) & 3;
  870. return 0;
  871. }
  872. /***** END HACK *******/
  873. if (ret_stuff.status < 0)
  874. return ret_stuff.status;
  875. if (nasid) *nasid = (int) ret_stuff.v0;
  876. if (subnode) *subnode = (int) ret_stuff.v1;
  877. if (slice) *slice = (int) ret_stuff.v2;
  878. return 0;
  879. }
  880. /*
  881. * Returns information about the HUB/SHUB.
  882. * In:
  883. * arg0 - SN_SAL_GET_SN_INFO
  884. * arg1 - 0 (other values reserved for future use)
  885. * Out:
  886. * v0
  887. * [7:0] - shub type (0=shub1, 1=shub2)
  888. * [15:8] - Log2 max number of nodes in entire system (includes
  889. * C-bricks, I-bricks, etc)
  890. * [23:16] - Log2 of nodes per sharing domain
  891. * [31:24] - partition ID
  892. * [39:32] - coherency_id
  893. * [47:40] - regionsize
  894. * v1
  895. * [15:0] - nasid mask (ex., 0x7ff for 11 bit nasid)
  896. * [23:15] - bit position of low nasid bit
  897. */
  898. static inline u64
  899. ia64_sn_get_sn_info(int fc, u8 *shubtype, u16 *nasid_bitmask, u8 *nasid_shift,
  900. u8 *systemsize, u8 *sharing_domain_size, u8 *partid, u8 *coher, u8 *reg)
  901. {
  902. struct ia64_sal_retval ret_stuff;
  903. ret_stuff.status = 0;
  904. ret_stuff.v0 = 0;
  905. ret_stuff.v1 = 0;
  906. ret_stuff.v2 = 0;
  907. SAL_CALL_NOLOCK(ret_stuff, SN_SAL_GET_SN_INFO, fc, 0, 0, 0, 0, 0, 0);
  908. if (ret_stuff.status < 0)
  909. return ret_stuff.status;
  910. if (shubtype) *shubtype = ret_stuff.v0 & 0xff;
  911. if (systemsize) *systemsize = (ret_stuff.v0 >> 8) & 0xff;
  912. if (sharing_domain_size) *sharing_domain_size = (ret_stuff.v0 >> 16) & 0xff;
  913. if (partid) *partid = (ret_stuff.v0 >> 24) & 0xff;
  914. if (coher) *coher = (ret_stuff.v0 >> 32) & 0xff;
  915. if (reg) *reg = (ret_stuff.v0 >> 40) & 0xff;
  916. if (nasid_bitmask) *nasid_bitmask = (ret_stuff.v1 & 0xffff);
  917. if (nasid_shift) *nasid_shift = (ret_stuff.v1 >> 16) & 0xff;
  918. return 0;
  919. }
  920. /*
  921. * This is the access point to the Altix PROM hardware performance
  922. * and status monitoring interface. For info on using this, see
  923. * include/asm-ia64/sn/sn2/sn_hwperf.h
  924. */
  925. static inline int
  926. ia64_sn_hwperf_op(nasid_t nasid, u64 opcode, u64 a0, u64 a1, u64 a2,
  927. u64 a3, u64 a4, int *v0)
  928. {
  929. struct ia64_sal_retval rv;
  930. SAL_CALL_NOLOCK(rv, SN_SAL_HWPERF_OP, (u64)nasid,
  931. opcode, a0, a1, a2, a3, a4);
  932. if (v0)
  933. *v0 = (int) rv.v0;
  934. return (int) rv.status;
  935. }
  936. static inline int
  937. ia64_sn_ioif_get_pci_topology(u64 buf, u64 len)
  938. {
  939. struct ia64_sal_retval rv;
  940. SAL_CALL_NOLOCK(rv, SN_SAL_IOIF_GET_PCI_TOPOLOGY, buf, len, 0, 0, 0, 0, 0);
  941. return (int) rv.status;
  942. }
  943. /*
  944. * BTE error recovery is implemented in SAL
  945. */
  946. static inline int
  947. ia64_sn_bte_recovery(nasid_t nasid)
  948. {
  949. struct ia64_sal_retval rv;
  950. rv.status = 0;
  951. SAL_CALL_NOLOCK(rv, SN_SAL_BTE_RECOVER, 0, 0, 0, 0, 0, 0, 0);
  952. if (rv.status == SALRET_NOT_IMPLEMENTED)
  953. return 0;
  954. return (int) rv.status;
  955. }
  956. static inline int
  957. ia64_sn_is_fake_prom(void)
  958. {
  959. struct ia64_sal_retval rv;
  960. SAL_CALL_NOLOCK(rv, SN_SAL_FAKE_PROM, 0, 0, 0, 0, 0, 0, 0);
  961. return (rv.status == 0);
  962. }
  963. static inline int
  964. ia64_sn_get_prom_feature_set(int set, unsigned long *feature_set)
  965. {
  966. struct ia64_sal_retval rv;
  967. SAL_CALL_NOLOCK(rv, SN_SAL_GET_PROM_FEATURE_SET, set, 0, 0, 0, 0, 0, 0);
  968. if (rv.status != 0)
  969. return rv.status;
  970. *feature_set = rv.v0;
  971. return 0;
  972. }
  973. static inline int
  974. ia64_sn_set_os_feature(int feature)
  975. {
  976. struct ia64_sal_retval rv;
  977. SAL_CALL_NOLOCK(rv, SN_SAL_SET_OS_FEATURE_SET, feature, 0, 0, 0, 0, 0, 0);
  978. return rv.status;
  979. }
  980. #endif /* _ASM_IA64_SN_SN_SAL_H */