qlcnic_init.c 41 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767
  1. /*
  2. * Copyright (C) 2009 - QLogic Corporation.
  3. * All rights reserved.
  4. *
  5. * This program is free software; you can redistribute it and/or
  6. * modify it under the terms of the GNU General Public License
  7. * as published by the Free Software Foundation; either version 2
  8. * of the License, or (at your option) any later version.
  9. *
  10. * This program is distributed in the hope that it will be useful, but
  11. * WITHOUT ANY WARRANTY; without even the implied warranty of
  12. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  13. * GNU General Public License for more details.
  14. *
  15. * You should have received a copy of the GNU General Public License
  16. * along with this program; if not, write to the Free Software
  17. * Foundation, Inc., 59 Temple Place - Suite 330, Boston,
  18. * MA 02111-1307, USA.
  19. *
  20. * The full GNU General Public License is included in this distribution
  21. * in the file called "COPYING".
  22. *
  23. */
  24. #include <linux/netdevice.h>
  25. #include <linux/delay.h>
  26. #include <linux/slab.h>
  27. #include "qlcnic.h"
  28. struct crb_addr_pair {
  29. u32 addr;
  30. u32 data;
  31. };
  32. #define QLCNIC_MAX_CRB_XFORM 60
  33. static unsigned int crb_addr_xform[QLCNIC_MAX_CRB_XFORM];
  34. #define crb_addr_transform(name) \
  35. (crb_addr_xform[QLCNIC_HW_PX_MAP_CRB_##name] = \
  36. QLCNIC_HW_CRB_HUB_AGT_ADR_##name << 20)
  37. #define QLCNIC_ADDR_ERROR (0xffffffff)
  38. static void
  39. qlcnic_post_rx_buffers_nodb(struct qlcnic_adapter *adapter,
  40. struct qlcnic_host_rds_ring *rds_ring);
  41. static void crb_addr_transform_setup(void)
  42. {
  43. crb_addr_transform(XDMA);
  44. crb_addr_transform(TIMR);
  45. crb_addr_transform(SRE);
  46. crb_addr_transform(SQN3);
  47. crb_addr_transform(SQN2);
  48. crb_addr_transform(SQN1);
  49. crb_addr_transform(SQN0);
  50. crb_addr_transform(SQS3);
  51. crb_addr_transform(SQS2);
  52. crb_addr_transform(SQS1);
  53. crb_addr_transform(SQS0);
  54. crb_addr_transform(RPMX7);
  55. crb_addr_transform(RPMX6);
  56. crb_addr_transform(RPMX5);
  57. crb_addr_transform(RPMX4);
  58. crb_addr_transform(RPMX3);
  59. crb_addr_transform(RPMX2);
  60. crb_addr_transform(RPMX1);
  61. crb_addr_transform(RPMX0);
  62. crb_addr_transform(ROMUSB);
  63. crb_addr_transform(SN);
  64. crb_addr_transform(QMN);
  65. crb_addr_transform(QMS);
  66. crb_addr_transform(PGNI);
  67. crb_addr_transform(PGND);
  68. crb_addr_transform(PGN3);
  69. crb_addr_transform(PGN2);
  70. crb_addr_transform(PGN1);
  71. crb_addr_transform(PGN0);
  72. crb_addr_transform(PGSI);
  73. crb_addr_transform(PGSD);
  74. crb_addr_transform(PGS3);
  75. crb_addr_transform(PGS2);
  76. crb_addr_transform(PGS1);
  77. crb_addr_transform(PGS0);
  78. crb_addr_transform(PS);
  79. crb_addr_transform(PH);
  80. crb_addr_transform(NIU);
  81. crb_addr_transform(I2Q);
  82. crb_addr_transform(EG);
  83. crb_addr_transform(MN);
  84. crb_addr_transform(MS);
  85. crb_addr_transform(CAS2);
  86. crb_addr_transform(CAS1);
  87. crb_addr_transform(CAS0);
  88. crb_addr_transform(CAM);
  89. crb_addr_transform(C2C1);
  90. crb_addr_transform(C2C0);
  91. crb_addr_transform(SMB);
  92. crb_addr_transform(OCM0);
  93. crb_addr_transform(I2C0);
  94. }
  95. void qlcnic_release_rx_buffers(struct qlcnic_adapter *adapter)
  96. {
  97. struct qlcnic_recv_context *recv_ctx;
  98. struct qlcnic_host_rds_ring *rds_ring;
  99. struct qlcnic_rx_buffer *rx_buf;
  100. int i, ring;
  101. recv_ctx = &adapter->recv_ctx;
  102. for (ring = 0; ring < adapter->max_rds_rings; ring++) {
  103. rds_ring = &recv_ctx->rds_rings[ring];
  104. for (i = 0; i < rds_ring->num_desc; ++i) {
  105. rx_buf = &(rds_ring->rx_buf_arr[i]);
  106. if (rx_buf->skb == NULL)
  107. continue;
  108. pci_unmap_single(adapter->pdev,
  109. rx_buf->dma,
  110. rds_ring->dma_size,
  111. PCI_DMA_FROMDEVICE);
  112. dev_kfree_skb_any(rx_buf->skb);
  113. }
  114. }
  115. }
  116. void qlcnic_reset_rx_buffers_list(struct qlcnic_adapter *adapter)
  117. {
  118. struct qlcnic_recv_context *recv_ctx;
  119. struct qlcnic_host_rds_ring *rds_ring;
  120. struct qlcnic_rx_buffer *rx_buf;
  121. int i, ring;
  122. recv_ctx = &adapter->recv_ctx;
  123. for (ring = 0; ring < adapter->max_rds_rings; ring++) {
  124. rds_ring = &recv_ctx->rds_rings[ring];
  125. spin_lock(&rds_ring->lock);
  126. INIT_LIST_HEAD(&rds_ring->free_list);
  127. rx_buf = rds_ring->rx_buf_arr;
  128. for (i = 0; i < rds_ring->num_desc; i++) {
  129. list_add_tail(&rx_buf->list,
  130. &rds_ring->free_list);
  131. rx_buf++;
  132. }
  133. spin_unlock(&rds_ring->lock);
  134. }
  135. }
  136. void qlcnic_release_tx_buffers(struct qlcnic_adapter *adapter)
  137. {
  138. struct qlcnic_cmd_buffer *cmd_buf;
  139. struct qlcnic_skb_frag *buffrag;
  140. int i, j;
  141. struct qlcnic_host_tx_ring *tx_ring = adapter->tx_ring;
  142. cmd_buf = tx_ring->cmd_buf_arr;
  143. for (i = 0; i < tx_ring->num_desc; i++) {
  144. buffrag = cmd_buf->frag_array;
  145. if (buffrag->dma) {
  146. pci_unmap_single(adapter->pdev, buffrag->dma,
  147. buffrag->length, PCI_DMA_TODEVICE);
  148. buffrag->dma = 0ULL;
  149. }
  150. for (j = 0; j < cmd_buf->frag_count; j++) {
  151. buffrag++;
  152. if (buffrag->dma) {
  153. pci_unmap_page(adapter->pdev, buffrag->dma,
  154. buffrag->length,
  155. PCI_DMA_TODEVICE);
  156. buffrag->dma = 0ULL;
  157. }
  158. }
  159. if (cmd_buf->skb) {
  160. dev_kfree_skb_any(cmd_buf->skb);
  161. cmd_buf->skb = NULL;
  162. }
  163. cmd_buf++;
  164. }
  165. }
  166. void qlcnic_free_sw_resources(struct qlcnic_adapter *adapter)
  167. {
  168. struct qlcnic_recv_context *recv_ctx;
  169. struct qlcnic_host_rds_ring *rds_ring;
  170. struct qlcnic_host_tx_ring *tx_ring;
  171. int ring;
  172. recv_ctx = &adapter->recv_ctx;
  173. if (recv_ctx->rds_rings == NULL)
  174. goto skip_rds;
  175. for (ring = 0; ring < adapter->max_rds_rings; ring++) {
  176. rds_ring = &recv_ctx->rds_rings[ring];
  177. vfree(rds_ring->rx_buf_arr);
  178. rds_ring->rx_buf_arr = NULL;
  179. }
  180. kfree(recv_ctx->rds_rings);
  181. skip_rds:
  182. if (adapter->tx_ring == NULL)
  183. return;
  184. tx_ring = adapter->tx_ring;
  185. vfree(tx_ring->cmd_buf_arr);
  186. tx_ring->cmd_buf_arr = NULL;
  187. kfree(adapter->tx_ring);
  188. adapter->tx_ring = NULL;
  189. }
  190. int qlcnic_alloc_sw_resources(struct qlcnic_adapter *adapter)
  191. {
  192. struct qlcnic_recv_context *recv_ctx;
  193. struct qlcnic_host_rds_ring *rds_ring;
  194. struct qlcnic_host_sds_ring *sds_ring;
  195. struct qlcnic_host_tx_ring *tx_ring;
  196. struct qlcnic_rx_buffer *rx_buf;
  197. int ring, i, size;
  198. struct qlcnic_cmd_buffer *cmd_buf_arr;
  199. struct net_device *netdev = adapter->netdev;
  200. size = sizeof(struct qlcnic_host_tx_ring);
  201. tx_ring = kzalloc(size, GFP_KERNEL);
  202. if (tx_ring == NULL) {
  203. dev_err(&netdev->dev, "failed to allocate tx ring struct\n");
  204. return -ENOMEM;
  205. }
  206. adapter->tx_ring = tx_ring;
  207. tx_ring->num_desc = adapter->num_txd;
  208. tx_ring->txq = netdev_get_tx_queue(netdev, 0);
  209. cmd_buf_arr = vmalloc(TX_BUFF_RINGSIZE(tx_ring));
  210. if (cmd_buf_arr == NULL) {
  211. dev_err(&netdev->dev, "failed to allocate cmd buffer ring\n");
  212. goto err_out;
  213. }
  214. memset(cmd_buf_arr, 0, TX_BUFF_RINGSIZE(tx_ring));
  215. tx_ring->cmd_buf_arr = cmd_buf_arr;
  216. recv_ctx = &adapter->recv_ctx;
  217. size = adapter->max_rds_rings * sizeof(struct qlcnic_host_rds_ring);
  218. rds_ring = kzalloc(size, GFP_KERNEL);
  219. if (rds_ring == NULL) {
  220. dev_err(&netdev->dev, "failed to allocate rds ring struct\n");
  221. goto err_out;
  222. }
  223. recv_ctx->rds_rings = rds_ring;
  224. for (ring = 0; ring < adapter->max_rds_rings; ring++) {
  225. rds_ring = &recv_ctx->rds_rings[ring];
  226. switch (ring) {
  227. case RCV_RING_NORMAL:
  228. rds_ring->num_desc = adapter->num_rxd;
  229. rds_ring->dma_size = QLCNIC_P3_RX_BUF_MAX_LEN;
  230. rds_ring->skb_size = rds_ring->dma_size + NET_IP_ALIGN;
  231. break;
  232. case RCV_RING_JUMBO:
  233. rds_ring->num_desc = adapter->num_jumbo_rxd;
  234. rds_ring->dma_size =
  235. QLCNIC_P3_RX_JUMBO_BUF_MAX_LEN;
  236. if (adapter->capabilities & QLCNIC_FW_CAPABILITY_HW_LRO)
  237. rds_ring->dma_size += QLCNIC_LRO_BUFFER_EXTRA;
  238. rds_ring->skb_size =
  239. rds_ring->dma_size + NET_IP_ALIGN;
  240. break;
  241. }
  242. rds_ring->rx_buf_arr = (struct qlcnic_rx_buffer *)
  243. vmalloc(RCV_BUFF_RINGSIZE(rds_ring));
  244. if (rds_ring->rx_buf_arr == NULL) {
  245. dev_err(&netdev->dev, "Failed to allocate "
  246. "rx buffer ring %d\n", ring);
  247. goto err_out;
  248. }
  249. memset(rds_ring->rx_buf_arr, 0, RCV_BUFF_RINGSIZE(rds_ring));
  250. INIT_LIST_HEAD(&rds_ring->free_list);
  251. /*
  252. * Now go through all of them, set reference handles
  253. * and put them in the queues.
  254. */
  255. rx_buf = rds_ring->rx_buf_arr;
  256. for (i = 0; i < rds_ring->num_desc; i++) {
  257. list_add_tail(&rx_buf->list,
  258. &rds_ring->free_list);
  259. rx_buf->ref_handle = i;
  260. rx_buf++;
  261. }
  262. spin_lock_init(&rds_ring->lock);
  263. }
  264. for (ring = 0; ring < adapter->max_sds_rings; ring++) {
  265. sds_ring = &recv_ctx->sds_rings[ring];
  266. sds_ring->irq = adapter->msix_entries[ring].vector;
  267. sds_ring->adapter = adapter;
  268. sds_ring->num_desc = adapter->num_rxd;
  269. for (i = 0; i < NUM_RCV_DESC_RINGS; i++)
  270. INIT_LIST_HEAD(&sds_ring->free_list[i]);
  271. }
  272. return 0;
  273. err_out:
  274. qlcnic_free_sw_resources(adapter);
  275. return -ENOMEM;
  276. }
  277. /*
  278. * Utility to translate from internal Phantom CRB address
  279. * to external PCI CRB address.
  280. */
  281. static u32 qlcnic_decode_crb_addr(u32 addr)
  282. {
  283. int i;
  284. u32 base_addr, offset, pci_base;
  285. crb_addr_transform_setup();
  286. pci_base = QLCNIC_ADDR_ERROR;
  287. base_addr = addr & 0xfff00000;
  288. offset = addr & 0x000fffff;
  289. for (i = 0; i < QLCNIC_MAX_CRB_XFORM; i++) {
  290. if (crb_addr_xform[i] == base_addr) {
  291. pci_base = i << 20;
  292. break;
  293. }
  294. }
  295. if (pci_base == QLCNIC_ADDR_ERROR)
  296. return pci_base;
  297. else
  298. return pci_base + offset;
  299. }
  300. #define QLCNIC_MAX_ROM_WAIT_USEC 100
  301. static int qlcnic_wait_rom_done(struct qlcnic_adapter *adapter)
  302. {
  303. long timeout = 0;
  304. long done = 0;
  305. cond_resched();
  306. while (done == 0) {
  307. done = QLCRD32(adapter, QLCNIC_ROMUSB_GLB_STATUS);
  308. done &= 2;
  309. if (++timeout >= QLCNIC_MAX_ROM_WAIT_USEC) {
  310. dev_err(&adapter->pdev->dev,
  311. "Timeout reached waiting for rom done");
  312. return -EIO;
  313. }
  314. udelay(1);
  315. }
  316. return 0;
  317. }
  318. static int do_rom_fast_read(struct qlcnic_adapter *adapter,
  319. int addr, int *valp)
  320. {
  321. QLCWR32(adapter, QLCNIC_ROMUSB_ROM_ADDRESS, addr);
  322. QLCWR32(adapter, QLCNIC_ROMUSB_ROM_DUMMY_BYTE_CNT, 0);
  323. QLCWR32(adapter, QLCNIC_ROMUSB_ROM_ABYTE_CNT, 3);
  324. QLCWR32(adapter, QLCNIC_ROMUSB_ROM_INSTR_OPCODE, 0xb);
  325. if (qlcnic_wait_rom_done(adapter)) {
  326. dev_err(&adapter->pdev->dev, "Error waiting for rom done\n");
  327. return -EIO;
  328. }
  329. /* reset abyte_cnt and dummy_byte_cnt */
  330. QLCWR32(adapter, QLCNIC_ROMUSB_ROM_ABYTE_CNT, 0);
  331. udelay(10);
  332. QLCWR32(adapter, QLCNIC_ROMUSB_ROM_DUMMY_BYTE_CNT, 0);
  333. *valp = QLCRD32(adapter, QLCNIC_ROMUSB_ROM_RDATA);
  334. return 0;
  335. }
  336. static int do_rom_fast_read_words(struct qlcnic_adapter *adapter, int addr,
  337. u8 *bytes, size_t size)
  338. {
  339. int addridx;
  340. int ret = 0;
  341. for (addridx = addr; addridx < (addr + size); addridx += 4) {
  342. int v;
  343. ret = do_rom_fast_read(adapter, addridx, &v);
  344. if (ret != 0)
  345. break;
  346. *(__le32 *)bytes = cpu_to_le32(v);
  347. bytes += 4;
  348. }
  349. return ret;
  350. }
  351. int
  352. qlcnic_rom_fast_read_words(struct qlcnic_adapter *adapter, int addr,
  353. u8 *bytes, size_t size)
  354. {
  355. int ret;
  356. ret = qlcnic_rom_lock(adapter);
  357. if (ret < 0)
  358. return ret;
  359. ret = do_rom_fast_read_words(adapter, addr, bytes, size);
  360. qlcnic_rom_unlock(adapter);
  361. return ret;
  362. }
  363. int qlcnic_rom_fast_read(struct qlcnic_adapter *adapter, int addr, int *valp)
  364. {
  365. int ret;
  366. if (qlcnic_rom_lock(adapter) != 0)
  367. return -EIO;
  368. ret = do_rom_fast_read(adapter, addr, valp);
  369. qlcnic_rom_unlock(adapter);
  370. return ret;
  371. }
  372. int qlcnic_pinit_from_rom(struct qlcnic_adapter *adapter)
  373. {
  374. int addr, val;
  375. int i, n, init_delay;
  376. struct crb_addr_pair *buf;
  377. unsigned offset;
  378. u32 off;
  379. struct pci_dev *pdev = adapter->pdev;
  380. /* resetall */
  381. qlcnic_rom_lock(adapter);
  382. QLCWR32(adapter, QLCNIC_ROMUSB_GLB_SW_RESET, 0xfeffffff);
  383. qlcnic_rom_unlock(adapter);
  384. if (qlcnic_rom_fast_read(adapter, 0, &n) != 0 || (n != 0xcafecafe) ||
  385. qlcnic_rom_fast_read(adapter, 4, &n) != 0) {
  386. dev_err(&pdev->dev, "ERROR Reading crb_init area: val:%x\n", n);
  387. return -EIO;
  388. }
  389. offset = n & 0xffffU;
  390. n = (n >> 16) & 0xffffU;
  391. if (n >= 1024) {
  392. dev_err(&pdev->dev, "QLOGIC card flash not initialized.\n");
  393. return -EIO;
  394. }
  395. buf = kcalloc(n, sizeof(struct crb_addr_pair), GFP_KERNEL);
  396. if (buf == NULL) {
  397. dev_err(&pdev->dev, "Unable to calloc memory for rom read.\n");
  398. return -ENOMEM;
  399. }
  400. for (i = 0; i < n; i++) {
  401. if (qlcnic_rom_fast_read(adapter, 8*i + 4*offset, &val) != 0 ||
  402. qlcnic_rom_fast_read(adapter, 8*i + 4*offset + 4, &addr) != 0) {
  403. kfree(buf);
  404. return -EIO;
  405. }
  406. buf[i].addr = addr;
  407. buf[i].data = val;
  408. }
  409. for (i = 0; i < n; i++) {
  410. off = qlcnic_decode_crb_addr(buf[i].addr);
  411. if (off == QLCNIC_ADDR_ERROR) {
  412. dev_err(&pdev->dev, "CRB init value out of range %x\n",
  413. buf[i].addr);
  414. continue;
  415. }
  416. off += QLCNIC_PCI_CRBSPACE;
  417. if (off & 1)
  418. continue;
  419. /* skipping cold reboot MAGIC */
  420. if (off == QLCNIC_CAM_RAM(0x1fc))
  421. continue;
  422. if (off == (QLCNIC_CRB_I2C0 + 0x1c))
  423. continue;
  424. if (off == (ROMUSB_GLB + 0xbc)) /* do not reset PCI */
  425. continue;
  426. if (off == (ROMUSB_GLB + 0xa8))
  427. continue;
  428. if (off == (ROMUSB_GLB + 0xc8)) /* core clock */
  429. continue;
  430. if (off == (ROMUSB_GLB + 0x24)) /* MN clock */
  431. continue;
  432. if (off == (ROMUSB_GLB + 0x1c)) /* MS clock */
  433. continue;
  434. if ((off & 0x0ff00000) == QLCNIC_CRB_DDR_NET)
  435. continue;
  436. /* skip the function enable register */
  437. if (off == QLCNIC_PCIE_REG(PCIE_SETUP_FUNCTION))
  438. continue;
  439. if (off == QLCNIC_PCIE_REG(PCIE_SETUP_FUNCTION2))
  440. continue;
  441. if ((off & 0x0ff00000) == QLCNIC_CRB_SMB)
  442. continue;
  443. init_delay = 1;
  444. /* After writing this register, HW needs time for CRB */
  445. /* to quiet down (else crb_window returns 0xffffffff) */
  446. if (off == QLCNIC_ROMUSB_GLB_SW_RESET)
  447. init_delay = 1000;
  448. QLCWR32(adapter, off, buf[i].data);
  449. msleep(init_delay);
  450. }
  451. kfree(buf);
  452. /* p2dn replyCount */
  453. QLCWR32(adapter, QLCNIC_CRB_PEG_NET_D + 0xec, 0x1e);
  454. /* disable_peg_cache 0 & 1*/
  455. QLCWR32(adapter, QLCNIC_CRB_PEG_NET_D + 0x4c, 8);
  456. QLCWR32(adapter, QLCNIC_CRB_PEG_NET_I + 0x4c, 8);
  457. /* peg_clr_all */
  458. QLCWR32(adapter, QLCNIC_CRB_PEG_NET_0 + 0x8, 0);
  459. QLCWR32(adapter, QLCNIC_CRB_PEG_NET_0 + 0xc, 0);
  460. QLCWR32(adapter, QLCNIC_CRB_PEG_NET_1 + 0x8, 0);
  461. QLCWR32(adapter, QLCNIC_CRB_PEG_NET_1 + 0xc, 0);
  462. QLCWR32(adapter, QLCNIC_CRB_PEG_NET_2 + 0x8, 0);
  463. QLCWR32(adapter, QLCNIC_CRB_PEG_NET_2 + 0xc, 0);
  464. QLCWR32(adapter, QLCNIC_CRB_PEG_NET_3 + 0x8, 0);
  465. QLCWR32(adapter, QLCNIC_CRB_PEG_NET_3 + 0xc, 0);
  466. return 0;
  467. }
  468. int
  469. qlcnic_setup_idc_param(struct qlcnic_adapter *adapter) {
  470. int timeo;
  471. u32 val;
  472. if (adapter->fw_hal_version == QLCNIC_FW_BASE) {
  473. val = QLCRD32(adapter, QLCNIC_CRB_DEV_PARTITION_INFO);
  474. val = QLC_DEV_GET_DRV(val, adapter->portnum);
  475. if ((val & 0x3) != QLCNIC_TYPE_NIC) {
  476. dev_err(&adapter->pdev->dev,
  477. "Not an Ethernet NIC func=%u\n", val);
  478. return -EIO;
  479. }
  480. adapter->physical_port = (val >> 2);
  481. }
  482. if (qlcnic_rom_fast_read(adapter, QLCNIC_ROM_DEV_INIT_TIMEOUT, &timeo))
  483. timeo = 30;
  484. adapter->dev_init_timeo = timeo;
  485. if (qlcnic_rom_fast_read(adapter, QLCNIC_ROM_DRV_RESET_TIMEOUT, &timeo))
  486. timeo = 10;
  487. adapter->reset_ack_timeo = timeo;
  488. return 0;
  489. }
  490. int
  491. qlcnic_check_flash_fw_ver(struct qlcnic_adapter *adapter)
  492. {
  493. u32 ver = -1, min_ver;
  494. qlcnic_rom_fast_read(adapter, QLCNIC_FW_VERSION_OFFSET, (int *)&ver);
  495. ver = QLCNIC_DECODE_VERSION(ver);
  496. min_ver = QLCNIC_MIN_FW_VERSION;
  497. if (ver < min_ver) {
  498. dev_err(&adapter->pdev->dev,
  499. "firmware version %d.%d.%d unsupported."
  500. "Min supported version %d.%d.%d\n",
  501. _major(ver), _minor(ver), _build(ver),
  502. _major(min_ver), _minor(min_ver), _build(min_ver));
  503. return -EINVAL;
  504. }
  505. return 0;
  506. }
  507. static int
  508. qlcnic_has_mn(struct qlcnic_adapter *adapter)
  509. {
  510. u32 capability;
  511. capability = 0;
  512. capability = QLCRD32(adapter, QLCNIC_PEG_TUNE_CAPABILITY);
  513. if (capability & QLCNIC_PEG_TUNE_MN_PRESENT)
  514. return 1;
  515. return 0;
  516. }
  517. static
  518. struct uni_table_desc *qlcnic_get_table_desc(const u8 *unirom, int section)
  519. {
  520. u32 i;
  521. struct uni_table_desc *directory = (struct uni_table_desc *) &unirom[0];
  522. __le32 entries = cpu_to_le32(directory->num_entries);
  523. for (i = 0; i < entries; i++) {
  524. __le32 offs = cpu_to_le32(directory->findex) +
  525. (i * cpu_to_le32(directory->entry_size));
  526. __le32 tab_type = cpu_to_le32(*((u32 *)&unirom[offs] + 8));
  527. if (tab_type == section)
  528. return (struct uni_table_desc *) &unirom[offs];
  529. }
  530. return NULL;
  531. }
  532. #define FILEHEADER_SIZE (14 * 4)
  533. static int
  534. qlcnic_validate_header(struct qlcnic_adapter *adapter)
  535. {
  536. const u8 *unirom = adapter->fw->data;
  537. struct uni_table_desc *directory = (struct uni_table_desc *) &unirom[0];
  538. __le32 fw_file_size = adapter->fw->size;
  539. __le32 entries;
  540. __le32 entry_size;
  541. __le32 tab_size;
  542. if (fw_file_size < FILEHEADER_SIZE)
  543. return -EINVAL;
  544. entries = cpu_to_le32(directory->num_entries);
  545. entry_size = cpu_to_le32(directory->entry_size);
  546. tab_size = cpu_to_le32(directory->findex) + (entries * entry_size);
  547. if (fw_file_size < tab_size)
  548. return -EINVAL;
  549. return 0;
  550. }
  551. static int
  552. qlcnic_validate_bootld(struct qlcnic_adapter *adapter)
  553. {
  554. struct uni_table_desc *tab_desc;
  555. struct uni_data_desc *descr;
  556. const u8 *unirom = adapter->fw->data;
  557. int idx = cpu_to_le32(*((int *)&unirom[adapter->file_prd_off] +
  558. QLCNIC_UNI_BOOTLD_IDX_OFF));
  559. __le32 offs;
  560. __le32 tab_size;
  561. __le32 data_size;
  562. tab_desc = qlcnic_get_table_desc(unirom, QLCNIC_UNI_DIR_SECT_BOOTLD);
  563. if (!tab_desc)
  564. return -EINVAL;
  565. tab_size = cpu_to_le32(tab_desc->findex) +
  566. (cpu_to_le32(tab_desc->entry_size) * (idx + 1));
  567. if (adapter->fw->size < tab_size)
  568. return -EINVAL;
  569. offs = cpu_to_le32(tab_desc->findex) +
  570. (cpu_to_le32(tab_desc->entry_size) * (idx));
  571. descr = (struct uni_data_desc *)&unirom[offs];
  572. data_size = cpu_to_le32(descr->findex) + cpu_to_le32(descr->size);
  573. if (adapter->fw->size < data_size)
  574. return -EINVAL;
  575. return 0;
  576. }
  577. static int
  578. qlcnic_validate_fw(struct qlcnic_adapter *adapter)
  579. {
  580. struct uni_table_desc *tab_desc;
  581. struct uni_data_desc *descr;
  582. const u8 *unirom = adapter->fw->data;
  583. int idx = cpu_to_le32(*((int *)&unirom[adapter->file_prd_off] +
  584. QLCNIC_UNI_FIRMWARE_IDX_OFF));
  585. __le32 offs;
  586. __le32 tab_size;
  587. __le32 data_size;
  588. tab_desc = qlcnic_get_table_desc(unirom, QLCNIC_UNI_DIR_SECT_FW);
  589. if (!tab_desc)
  590. return -EINVAL;
  591. tab_size = cpu_to_le32(tab_desc->findex) +
  592. (cpu_to_le32(tab_desc->entry_size) * (idx + 1));
  593. if (adapter->fw->size < tab_size)
  594. return -EINVAL;
  595. offs = cpu_to_le32(tab_desc->findex) +
  596. (cpu_to_le32(tab_desc->entry_size) * (idx));
  597. descr = (struct uni_data_desc *)&unirom[offs];
  598. data_size = cpu_to_le32(descr->findex) + cpu_to_le32(descr->size);
  599. if (adapter->fw->size < data_size)
  600. return -EINVAL;
  601. return 0;
  602. }
  603. static int
  604. qlcnic_validate_product_offs(struct qlcnic_adapter *adapter)
  605. {
  606. struct uni_table_desc *ptab_descr;
  607. const u8 *unirom = adapter->fw->data;
  608. int mn_present = qlcnic_has_mn(adapter);
  609. __le32 entries;
  610. __le32 entry_size;
  611. __le32 tab_size;
  612. u32 i;
  613. ptab_descr = qlcnic_get_table_desc(unirom,
  614. QLCNIC_UNI_DIR_SECT_PRODUCT_TBL);
  615. if (!ptab_descr)
  616. return -EINVAL;
  617. entries = cpu_to_le32(ptab_descr->num_entries);
  618. entry_size = cpu_to_le32(ptab_descr->entry_size);
  619. tab_size = cpu_to_le32(ptab_descr->findex) + (entries * entry_size);
  620. if (adapter->fw->size < tab_size)
  621. return -EINVAL;
  622. nomn:
  623. for (i = 0; i < entries; i++) {
  624. __le32 flags, file_chiprev, offs;
  625. u8 chiprev = adapter->ahw.revision_id;
  626. u32 flagbit;
  627. offs = cpu_to_le32(ptab_descr->findex) +
  628. (i * cpu_to_le32(ptab_descr->entry_size));
  629. flags = cpu_to_le32(*((int *)&unirom[offs] +
  630. QLCNIC_UNI_FLAGS_OFF));
  631. file_chiprev = cpu_to_le32(*((int *)&unirom[offs] +
  632. QLCNIC_UNI_CHIP_REV_OFF));
  633. flagbit = mn_present ? 1 : 2;
  634. if ((chiprev == file_chiprev) &&
  635. ((1ULL << flagbit) & flags)) {
  636. adapter->file_prd_off = offs;
  637. return 0;
  638. }
  639. }
  640. if (mn_present) {
  641. mn_present = 0;
  642. goto nomn;
  643. }
  644. return -EINVAL;
  645. }
  646. static int
  647. qlcnic_validate_unified_romimage(struct qlcnic_adapter *adapter)
  648. {
  649. if (qlcnic_validate_header(adapter)) {
  650. dev_err(&adapter->pdev->dev,
  651. "unified image: header validation failed\n");
  652. return -EINVAL;
  653. }
  654. if (qlcnic_validate_product_offs(adapter)) {
  655. dev_err(&adapter->pdev->dev,
  656. "unified image: product validation failed\n");
  657. return -EINVAL;
  658. }
  659. if (qlcnic_validate_bootld(adapter)) {
  660. dev_err(&adapter->pdev->dev,
  661. "unified image: bootld validation failed\n");
  662. return -EINVAL;
  663. }
  664. if (qlcnic_validate_fw(adapter)) {
  665. dev_err(&adapter->pdev->dev,
  666. "unified image: firmware validation failed\n");
  667. return -EINVAL;
  668. }
  669. return 0;
  670. }
  671. static
  672. struct uni_data_desc *qlcnic_get_data_desc(struct qlcnic_adapter *adapter,
  673. u32 section, u32 idx_offset)
  674. {
  675. const u8 *unirom = adapter->fw->data;
  676. int idx = cpu_to_le32(*((int *)&unirom[adapter->file_prd_off] +
  677. idx_offset));
  678. struct uni_table_desc *tab_desc;
  679. __le32 offs;
  680. tab_desc = qlcnic_get_table_desc(unirom, section);
  681. if (tab_desc == NULL)
  682. return NULL;
  683. offs = cpu_to_le32(tab_desc->findex) +
  684. (cpu_to_le32(tab_desc->entry_size) * idx);
  685. return (struct uni_data_desc *)&unirom[offs];
  686. }
  687. static u8 *
  688. qlcnic_get_bootld_offs(struct qlcnic_adapter *adapter)
  689. {
  690. u32 offs = QLCNIC_BOOTLD_START;
  691. if (adapter->fw_type == QLCNIC_UNIFIED_ROMIMAGE)
  692. offs = cpu_to_le32((qlcnic_get_data_desc(adapter,
  693. QLCNIC_UNI_DIR_SECT_BOOTLD,
  694. QLCNIC_UNI_BOOTLD_IDX_OFF))->findex);
  695. return (u8 *)&adapter->fw->data[offs];
  696. }
  697. static u8 *
  698. qlcnic_get_fw_offs(struct qlcnic_adapter *adapter)
  699. {
  700. u32 offs = QLCNIC_IMAGE_START;
  701. if (adapter->fw_type == QLCNIC_UNIFIED_ROMIMAGE)
  702. offs = cpu_to_le32((qlcnic_get_data_desc(adapter,
  703. QLCNIC_UNI_DIR_SECT_FW,
  704. QLCNIC_UNI_FIRMWARE_IDX_OFF))->findex);
  705. return (u8 *)&adapter->fw->data[offs];
  706. }
  707. static __le32
  708. qlcnic_get_fw_size(struct qlcnic_adapter *adapter)
  709. {
  710. if (adapter->fw_type == QLCNIC_UNIFIED_ROMIMAGE)
  711. return cpu_to_le32((qlcnic_get_data_desc(adapter,
  712. QLCNIC_UNI_DIR_SECT_FW,
  713. QLCNIC_UNI_FIRMWARE_IDX_OFF))->size);
  714. else
  715. return cpu_to_le32(
  716. *(u32 *)&adapter->fw->data[QLCNIC_FW_SIZE_OFFSET]);
  717. }
  718. static __le32
  719. qlcnic_get_fw_version(struct qlcnic_adapter *adapter)
  720. {
  721. struct uni_data_desc *fw_data_desc;
  722. const struct firmware *fw = adapter->fw;
  723. __le32 major, minor, sub;
  724. const u8 *ver_str;
  725. int i, ret;
  726. if (adapter->fw_type != QLCNIC_UNIFIED_ROMIMAGE)
  727. return cpu_to_le32(*(u32 *)&fw->data[QLCNIC_FW_VERSION_OFFSET]);
  728. fw_data_desc = qlcnic_get_data_desc(adapter, QLCNIC_UNI_DIR_SECT_FW,
  729. QLCNIC_UNI_FIRMWARE_IDX_OFF);
  730. ver_str = fw->data + cpu_to_le32(fw_data_desc->findex) +
  731. cpu_to_le32(fw_data_desc->size) - 17;
  732. for (i = 0; i < 12; i++) {
  733. if (!strncmp(&ver_str[i], "REV=", 4)) {
  734. ret = sscanf(&ver_str[i+4], "%u.%u.%u ",
  735. &major, &minor, &sub);
  736. if (ret != 3)
  737. return 0;
  738. else
  739. return major + (minor << 8) + (sub << 16);
  740. }
  741. }
  742. return 0;
  743. }
  744. static __le32
  745. qlcnic_get_bios_version(struct qlcnic_adapter *adapter)
  746. {
  747. const struct firmware *fw = adapter->fw;
  748. __le32 bios_ver, prd_off = adapter->file_prd_off;
  749. if (adapter->fw_type != QLCNIC_UNIFIED_ROMIMAGE)
  750. return cpu_to_le32(
  751. *(u32 *)&fw->data[QLCNIC_BIOS_VERSION_OFFSET]);
  752. bios_ver = cpu_to_le32(*((u32 *) (&fw->data[prd_off])
  753. + QLCNIC_UNI_BIOS_VERSION_OFF));
  754. return (bios_ver << 16) + ((bios_ver >> 8) & 0xff00) + (bios_ver >> 24);
  755. }
  756. int
  757. qlcnic_need_fw_reset(struct qlcnic_adapter *adapter)
  758. {
  759. u32 count, old_count;
  760. u32 val, version, major, minor, build;
  761. int i, timeout;
  762. if (adapter->need_fw_reset)
  763. return 1;
  764. /* last attempt had failed */
  765. if (QLCRD32(adapter, CRB_CMDPEG_STATE) == PHAN_INITIALIZE_FAILED)
  766. return 1;
  767. old_count = QLCRD32(adapter, QLCNIC_PEG_ALIVE_COUNTER);
  768. for (i = 0; i < 10; i++) {
  769. timeout = msleep_interruptible(200);
  770. if (timeout) {
  771. QLCWR32(adapter, CRB_CMDPEG_STATE,
  772. PHAN_INITIALIZE_FAILED);
  773. return -EINTR;
  774. }
  775. count = QLCRD32(adapter, QLCNIC_PEG_ALIVE_COUNTER);
  776. if (count != old_count)
  777. break;
  778. }
  779. /* firmware is dead */
  780. if (count == old_count)
  781. return 1;
  782. /* check if we have got newer or different file firmware */
  783. if (adapter->fw) {
  784. val = qlcnic_get_fw_version(adapter);
  785. version = QLCNIC_DECODE_VERSION(val);
  786. major = QLCRD32(adapter, QLCNIC_FW_VERSION_MAJOR);
  787. minor = QLCRD32(adapter, QLCNIC_FW_VERSION_MINOR);
  788. build = QLCRD32(adapter, QLCNIC_FW_VERSION_SUB);
  789. if (version > QLCNIC_VERSION_CODE(major, minor, build))
  790. return 1;
  791. }
  792. return 0;
  793. }
  794. static const char *fw_name[] = {
  795. QLCNIC_UNIFIED_ROMIMAGE_NAME,
  796. QLCNIC_FLASH_ROMIMAGE_NAME,
  797. };
  798. int
  799. qlcnic_load_firmware(struct qlcnic_adapter *adapter)
  800. {
  801. u64 *ptr64;
  802. u32 i, flashaddr, size;
  803. const struct firmware *fw = adapter->fw;
  804. struct pci_dev *pdev = adapter->pdev;
  805. dev_info(&pdev->dev, "loading firmware from %s\n",
  806. fw_name[adapter->fw_type]);
  807. if (fw) {
  808. __le64 data;
  809. size = (QLCNIC_IMAGE_START - QLCNIC_BOOTLD_START) / 8;
  810. ptr64 = (u64 *)qlcnic_get_bootld_offs(adapter);
  811. flashaddr = QLCNIC_BOOTLD_START;
  812. for (i = 0; i < size; i++) {
  813. data = cpu_to_le64(ptr64[i]);
  814. if (qlcnic_pci_mem_write_2M(adapter, flashaddr, data))
  815. return -EIO;
  816. flashaddr += 8;
  817. }
  818. size = (__force u32)qlcnic_get_fw_size(adapter) / 8;
  819. ptr64 = (u64 *)qlcnic_get_fw_offs(adapter);
  820. flashaddr = QLCNIC_IMAGE_START;
  821. for (i = 0; i < size; i++) {
  822. data = cpu_to_le64(ptr64[i]);
  823. if (qlcnic_pci_mem_write_2M(adapter,
  824. flashaddr, data))
  825. return -EIO;
  826. flashaddr += 8;
  827. }
  828. size = (__force u32)qlcnic_get_fw_size(adapter) % 8;
  829. if (size) {
  830. data = cpu_to_le64(ptr64[i]);
  831. if (qlcnic_pci_mem_write_2M(adapter,
  832. flashaddr, data))
  833. return -EIO;
  834. }
  835. } else {
  836. u64 data;
  837. u32 hi, lo;
  838. size = (QLCNIC_IMAGE_START - QLCNIC_BOOTLD_START) / 8;
  839. flashaddr = QLCNIC_BOOTLD_START;
  840. for (i = 0; i < size; i++) {
  841. if (qlcnic_rom_fast_read(adapter,
  842. flashaddr, (int *)&lo) != 0)
  843. return -EIO;
  844. if (qlcnic_rom_fast_read(adapter,
  845. flashaddr + 4, (int *)&hi) != 0)
  846. return -EIO;
  847. data = (((u64)hi << 32) | lo);
  848. if (qlcnic_pci_mem_write_2M(adapter,
  849. flashaddr, data))
  850. return -EIO;
  851. flashaddr += 8;
  852. }
  853. }
  854. msleep(1);
  855. QLCWR32(adapter, QLCNIC_CRB_PEG_NET_0 + 0x18, 0x1020);
  856. QLCWR32(adapter, QLCNIC_ROMUSB_GLB_SW_RESET, 0x80001e);
  857. return 0;
  858. }
  859. static int
  860. qlcnic_validate_firmware(struct qlcnic_adapter *adapter)
  861. {
  862. __le32 val;
  863. u32 ver, bios, min_size;
  864. struct pci_dev *pdev = adapter->pdev;
  865. const struct firmware *fw = adapter->fw;
  866. u8 fw_type = adapter->fw_type;
  867. if (fw_type == QLCNIC_UNIFIED_ROMIMAGE) {
  868. if (qlcnic_validate_unified_romimage(adapter))
  869. return -EINVAL;
  870. min_size = QLCNIC_UNI_FW_MIN_SIZE;
  871. } else {
  872. val = cpu_to_le32(*(u32 *)&fw->data[QLCNIC_FW_MAGIC_OFFSET]);
  873. if ((__force u32)val != QLCNIC_BDINFO_MAGIC)
  874. return -EINVAL;
  875. min_size = QLCNIC_FW_MIN_SIZE;
  876. }
  877. if (fw->size < min_size)
  878. return -EINVAL;
  879. val = qlcnic_get_fw_version(adapter);
  880. ver = QLCNIC_DECODE_VERSION(val);
  881. if (ver < QLCNIC_MIN_FW_VERSION) {
  882. dev_err(&pdev->dev,
  883. "%s: firmware version %d.%d.%d unsupported\n",
  884. fw_name[fw_type], _major(ver), _minor(ver), _build(ver));
  885. return -EINVAL;
  886. }
  887. val = qlcnic_get_bios_version(adapter);
  888. qlcnic_rom_fast_read(adapter, QLCNIC_BIOS_VERSION_OFFSET, (int *)&bios);
  889. if ((__force u32)val != bios) {
  890. dev_err(&pdev->dev, "%s: firmware bios is incompatible\n",
  891. fw_name[fw_type]);
  892. return -EINVAL;
  893. }
  894. /* check if flashed firmware is newer */
  895. if (qlcnic_rom_fast_read(adapter,
  896. QLCNIC_FW_VERSION_OFFSET, (int *)&val))
  897. return -EIO;
  898. val = QLCNIC_DECODE_VERSION(val);
  899. if (val > ver) {
  900. dev_info(&pdev->dev, "%s: firmware is older than flash\n",
  901. fw_name[fw_type]);
  902. return -EINVAL;
  903. }
  904. QLCWR32(adapter, QLCNIC_CAM_RAM(0x1fc), QLCNIC_BDINFO_MAGIC);
  905. return 0;
  906. }
  907. static void
  908. qlcnic_get_next_fwtype(struct qlcnic_adapter *adapter)
  909. {
  910. u8 fw_type;
  911. switch (adapter->fw_type) {
  912. case QLCNIC_UNKNOWN_ROMIMAGE:
  913. fw_type = QLCNIC_UNIFIED_ROMIMAGE;
  914. break;
  915. case QLCNIC_UNIFIED_ROMIMAGE:
  916. default:
  917. fw_type = QLCNIC_FLASH_ROMIMAGE;
  918. break;
  919. }
  920. adapter->fw_type = fw_type;
  921. }
  922. void qlcnic_request_firmware(struct qlcnic_adapter *adapter)
  923. {
  924. struct pci_dev *pdev = adapter->pdev;
  925. int rc;
  926. adapter->fw_type = QLCNIC_UNKNOWN_ROMIMAGE;
  927. next:
  928. qlcnic_get_next_fwtype(adapter);
  929. if (adapter->fw_type == QLCNIC_FLASH_ROMIMAGE) {
  930. adapter->fw = NULL;
  931. } else {
  932. rc = request_firmware(&adapter->fw,
  933. fw_name[adapter->fw_type], &pdev->dev);
  934. if (rc != 0)
  935. goto next;
  936. rc = qlcnic_validate_firmware(adapter);
  937. if (rc != 0) {
  938. release_firmware(adapter->fw);
  939. msleep(1);
  940. goto next;
  941. }
  942. }
  943. }
  944. void
  945. qlcnic_release_firmware(struct qlcnic_adapter *adapter)
  946. {
  947. if (adapter->fw)
  948. release_firmware(adapter->fw);
  949. adapter->fw = NULL;
  950. }
  951. static int qlcnic_cmd_peg_ready(struct qlcnic_adapter *adapter)
  952. {
  953. u32 val;
  954. int retries = 60;
  955. do {
  956. val = QLCRD32(adapter, CRB_CMDPEG_STATE);
  957. switch (val) {
  958. case PHAN_INITIALIZE_COMPLETE:
  959. case PHAN_INITIALIZE_ACK:
  960. return 0;
  961. case PHAN_INITIALIZE_FAILED:
  962. goto out_err;
  963. default:
  964. break;
  965. }
  966. msleep(500);
  967. } while (--retries);
  968. QLCWR32(adapter, CRB_CMDPEG_STATE, PHAN_INITIALIZE_FAILED);
  969. out_err:
  970. dev_err(&adapter->pdev->dev, "Command Peg initialization not "
  971. "complete, state: 0x%x.\n", val);
  972. return -EIO;
  973. }
  974. static int
  975. qlcnic_receive_peg_ready(struct qlcnic_adapter *adapter)
  976. {
  977. u32 val;
  978. int retries = 2000;
  979. do {
  980. val = QLCRD32(adapter, CRB_RCVPEG_STATE);
  981. if (val == PHAN_PEG_RCV_INITIALIZED)
  982. return 0;
  983. msleep(10);
  984. } while (--retries);
  985. if (!retries) {
  986. dev_err(&adapter->pdev->dev, "Receive Peg initialization not "
  987. "complete, state: 0x%x.\n", val);
  988. return -EIO;
  989. }
  990. return 0;
  991. }
  992. int qlcnic_init_firmware(struct qlcnic_adapter *adapter)
  993. {
  994. int err;
  995. err = qlcnic_cmd_peg_ready(adapter);
  996. if (err)
  997. return err;
  998. err = qlcnic_receive_peg_ready(adapter);
  999. if (err)
  1000. return err;
  1001. QLCWR32(adapter, CRB_CMDPEG_STATE, PHAN_INITIALIZE_ACK);
  1002. return err;
  1003. }
  1004. static void
  1005. qlcnic_handle_linkevent(struct qlcnic_adapter *adapter,
  1006. struct qlcnic_fw_msg *msg)
  1007. {
  1008. u32 cable_OUI;
  1009. u16 cable_len;
  1010. u16 link_speed;
  1011. u8 link_status, module, duplex, autoneg;
  1012. struct net_device *netdev = adapter->netdev;
  1013. adapter->has_link_events = 1;
  1014. cable_OUI = msg->body[1] & 0xffffffff;
  1015. cable_len = (msg->body[1] >> 32) & 0xffff;
  1016. link_speed = (msg->body[1] >> 48) & 0xffff;
  1017. link_status = msg->body[2] & 0xff;
  1018. duplex = (msg->body[2] >> 16) & 0xff;
  1019. autoneg = (msg->body[2] >> 24) & 0xff;
  1020. module = (msg->body[2] >> 8) & 0xff;
  1021. if (module == LINKEVENT_MODULE_TWINAX_UNSUPPORTED_CABLE)
  1022. dev_info(&netdev->dev, "unsupported cable: OUI 0x%x, "
  1023. "length %d\n", cable_OUI, cable_len);
  1024. else if (module == LINKEVENT_MODULE_TWINAX_UNSUPPORTED_CABLELEN)
  1025. dev_info(&netdev->dev, "unsupported cable length %d\n",
  1026. cable_len);
  1027. qlcnic_advert_link_change(adapter, link_status);
  1028. if (duplex == LINKEVENT_FULL_DUPLEX)
  1029. adapter->link_duplex = DUPLEX_FULL;
  1030. else
  1031. adapter->link_duplex = DUPLEX_HALF;
  1032. adapter->module_type = module;
  1033. adapter->link_autoneg = autoneg;
  1034. adapter->link_speed = link_speed;
  1035. }
  1036. static void
  1037. qlcnic_handle_fw_message(int desc_cnt, int index,
  1038. struct qlcnic_host_sds_ring *sds_ring)
  1039. {
  1040. struct qlcnic_fw_msg msg;
  1041. struct status_desc *desc;
  1042. int i = 0, opcode;
  1043. while (desc_cnt > 0 && i < 8) {
  1044. desc = &sds_ring->desc_head[index];
  1045. msg.words[i++] = le64_to_cpu(desc->status_desc_data[0]);
  1046. msg.words[i++] = le64_to_cpu(desc->status_desc_data[1]);
  1047. index = get_next_index(index, sds_ring->num_desc);
  1048. desc_cnt--;
  1049. }
  1050. opcode = qlcnic_get_nic_msg_opcode(msg.body[0]);
  1051. switch (opcode) {
  1052. case QLCNIC_C2H_OPCODE_GET_LINKEVENT_RESPONSE:
  1053. qlcnic_handle_linkevent(sds_ring->adapter, &msg);
  1054. break;
  1055. default:
  1056. break;
  1057. }
  1058. }
  1059. static int
  1060. qlcnic_alloc_rx_skb(struct qlcnic_adapter *adapter,
  1061. struct qlcnic_host_rds_ring *rds_ring,
  1062. struct qlcnic_rx_buffer *buffer)
  1063. {
  1064. struct sk_buff *skb;
  1065. dma_addr_t dma;
  1066. struct pci_dev *pdev = adapter->pdev;
  1067. skb = dev_alloc_skb(rds_ring->skb_size);
  1068. if (!skb) {
  1069. adapter->stats.skb_alloc_failure++;
  1070. return -ENOMEM;
  1071. }
  1072. skb_reserve(skb, 2);
  1073. dma = pci_map_single(pdev, skb->data,
  1074. rds_ring->dma_size, PCI_DMA_FROMDEVICE);
  1075. if (pci_dma_mapping_error(pdev, dma)) {
  1076. adapter->stats.rx_dma_map_error++;
  1077. dev_kfree_skb_any(skb);
  1078. return -ENOMEM;
  1079. }
  1080. buffer->skb = skb;
  1081. buffer->dma = dma;
  1082. return 0;
  1083. }
  1084. static struct sk_buff *qlcnic_process_rxbuf(struct qlcnic_adapter *adapter,
  1085. struct qlcnic_host_rds_ring *rds_ring, u16 index, u16 cksum)
  1086. {
  1087. struct qlcnic_rx_buffer *buffer;
  1088. struct sk_buff *skb;
  1089. buffer = &rds_ring->rx_buf_arr[index];
  1090. if (unlikely(buffer->skb == NULL)) {
  1091. WARN_ON(1);
  1092. return NULL;
  1093. }
  1094. pci_unmap_single(adapter->pdev, buffer->dma, rds_ring->dma_size,
  1095. PCI_DMA_FROMDEVICE);
  1096. skb = buffer->skb;
  1097. if (likely(adapter->rx_csum && cksum == STATUS_CKSUM_OK)) {
  1098. adapter->stats.csummed++;
  1099. skb->ip_summed = CHECKSUM_UNNECESSARY;
  1100. } else {
  1101. skb->ip_summed = CHECKSUM_NONE;
  1102. }
  1103. skb->dev = adapter->netdev;
  1104. buffer->skb = NULL;
  1105. return skb;
  1106. }
  1107. static struct qlcnic_rx_buffer *
  1108. qlcnic_process_rcv(struct qlcnic_adapter *adapter,
  1109. struct qlcnic_host_sds_ring *sds_ring,
  1110. int ring, u64 sts_data0)
  1111. {
  1112. struct net_device *netdev = adapter->netdev;
  1113. struct qlcnic_recv_context *recv_ctx = &adapter->recv_ctx;
  1114. struct qlcnic_rx_buffer *buffer;
  1115. struct sk_buff *skb;
  1116. struct qlcnic_host_rds_ring *rds_ring;
  1117. int index, length, cksum, pkt_offset;
  1118. if (unlikely(ring >= adapter->max_rds_rings))
  1119. return NULL;
  1120. rds_ring = &recv_ctx->rds_rings[ring];
  1121. index = qlcnic_get_sts_refhandle(sts_data0);
  1122. if (unlikely(index >= rds_ring->num_desc))
  1123. return NULL;
  1124. buffer = &rds_ring->rx_buf_arr[index];
  1125. length = qlcnic_get_sts_totallength(sts_data0);
  1126. cksum = qlcnic_get_sts_status(sts_data0);
  1127. pkt_offset = qlcnic_get_sts_pkt_offset(sts_data0);
  1128. skb = qlcnic_process_rxbuf(adapter, rds_ring, index, cksum);
  1129. if (!skb)
  1130. return buffer;
  1131. if (length > rds_ring->skb_size)
  1132. skb_put(skb, rds_ring->skb_size);
  1133. else
  1134. skb_put(skb, length);
  1135. if (pkt_offset)
  1136. skb_pull(skb, pkt_offset);
  1137. skb->truesize = skb->len + sizeof(struct sk_buff);
  1138. skb->protocol = eth_type_trans(skb, netdev);
  1139. napi_gro_receive(&sds_ring->napi, skb);
  1140. adapter->stats.rx_pkts++;
  1141. adapter->stats.rxbytes += length;
  1142. return buffer;
  1143. }
  1144. #define QLC_TCP_HDR_SIZE 20
  1145. #define QLC_TCP_TS_OPTION_SIZE 12
  1146. #define QLC_TCP_TS_HDR_SIZE (QLC_TCP_HDR_SIZE + QLC_TCP_TS_OPTION_SIZE)
  1147. static struct qlcnic_rx_buffer *
  1148. qlcnic_process_lro(struct qlcnic_adapter *adapter,
  1149. struct qlcnic_host_sds_ring *sds_ring,
  1150. int ring, u64 sts_data0, u64 sts_data1)
  1151. {
  1152. struct net_device *netdev = adapter->netdev;
  1153. struct qlcnic_recv_context *recv_ctx = &adapter->recv_ctx;
  1154. struct qlcnic_rx_buffer *buffer;
  1155. struct sk_buff *skb;
  1156. struct qlcnic_host_rds_ring *rds_ring;
  1157. struct iphdr *iph;
  1158. struct tcphdr *th;
  1159. bool push, timestamp;
  1160. int l2_hdr_offset, l4_hdr_offset;
  1161. int index;
  1162. u16 lro_length, length, data_offset;
  1163. u32 seq_number;
  1164. if (unlikely(ring > adapter->max_rds_rings))
  1165. return NULL;
  1166. rds_ring = &recv_ctx->rds_rings[ring];
  1167. index = qlcnic_get_lro_sts_refhandle(sts_data0);
  1168. if (unlikely(index > rds_ring->num_desc))
  1169. return NULL;
  1170. buffer = &rds_ring->rx_buf_arr[index];
  1171. timestamp = qlcnic_get_lro_sts_timestamp(sts_data0);
  1172. lro_length = qlcnic_get_lro_sts_length(sts_data0);
  1173. l2_hdr_offset = qlcnic_get_lro_sts_l2_hdr_offset(sts_data0);
  1174. l4_hdr_offset = qlcnic_get_lro_sts_l4_hdr_offset(sts_data0);
  1175. push = qlcnic_get_lro_sts_push_flag(sts_data0);
  1176. seq_number = qlcnic_get_lro_sts_seq_number(sts_data1);
  1177. skb = qlcnic_process_rxbuf(adapter, rds_ring, index, STATUS_CKSUM_OK);
  1178. if (!skb)
  1179. return buffer;
  1180. if (timestamp)
  1181. data_offset = l4_hdr_offset + QLC_TCP_TS_HDR_SIZE;
  1182. else
  1183. data_offset = l4_hdr_offset + QLC_TCP_HDR_SIZE;
  1184. skb_put(skb, lro_length + data_offset);
  1185. skb->truesize = skb->len + sizeof(struct sk_buff) + skb_headroom(skb);
  1186. skb_pull(skb, l2_hdr_offset);
  1187. skb->protocol = eth_type_trans(skb, netdev);
  1188. iph = (struct iphdr *)skb->data;
  1189. th = (struct tcphdr *)(skb->data + (iph->ihl << 2));
  1190. length = (iph->ihl << 2) + (th->doff << 2) + lro_length;
  1191. iph->tot_len = htons(length);
  1192. iph->check = 0;
  1193. iph->check = ip_fast_csum((unsigned char *)iph, iph->ihl);
  1194. th->psh = push;
  1195. th->seq = htonl(seq_number);
  1196. length = skb->len;
  1197. netif_receive_skb(skb);
  1198. adapter->stats.lro_pkts++;
  1199. adapter->stats.lrobytes += length;
  1200. return buffer;
  1201. }
  1202. int
  1203. qlcnic_process_rcv_ring(struct qlcnic_host_sds_ring *sds_ring, int max)
  1204. {
  1205. struct qlcnic_adapter *adapter = sds_ring->adapter;
  1206. struct list_head *cur;
  1207. struct status_desc *desc;
  1208. struct qlcnic_rx_buffer *rxbuf;
  1209. u64 sts_data0, sts_data1;
  1210. int count = 0;
  1211. int opcode, ring, desc_cnt;
  1212. u32 consumer = sds_ring->consumer;
  1213. while (count < max) {
  1214. desc = &sds_ring->desc_head[consumer];
  1215. sts_data0 = le64_to_cpu(desc->status_desc_data[0]);
  1216. if (!(sts_data0 & STATUS_OWNER_HOST))
  1217. break;
  1218. desc_cnt = qlcnic_get_sts_desc_cnt(sts_data0);
  1219. opcode = qlcnic_get_sts_opcode(sts_data0);
  1220. switch (opcode) {
  1221. case QLCNIC_RXPKT_DESC:
  1222. case QLCNIC_OLD_RXPKT_DESC:
  1223. case QLCNIC_SYN_OFFLOAD:
  1224. ring = qlcnic_get_sts_type(sts_data0);
  1225. rxbuf = qlcnic_process_rcv(adapter, sds_ring,
  1226. ring, sts_data0);
  1227. break;
  1228. case QLCNIC_LRO_DESC:
  1229. ring = qlcnic_get_lro_sts_type(sts_data0);
  1230. sts_data1 = le64_to_cpu(desc->status_desc_data[1]);
  1231. rxbuf = qlcnic_process_lro(adapter, sds_ring,
  1232. ring, sts_data0, sts_data1);
  1233. break;
  1234. case QLCNIC_RESPONSE_DESC:
  1235. qlcnic_handle_fw_message(desc_cnt, consumer, sds_ring);
  1236. default:
  1237. goto skip;
  1238. }
  1239. WARN_ON(desc_cnt > 1);
  1240. if (likely(rxbuf))
  1241. list_add_tail(&rxbuf->list, &sds_ring->free_list[ring]);
  1242. else
  1243. adapter->stats.null_rxbuf++;
  1244. skip:
  1245. for (; desc_cnt > 0; desc_cnt--) {
  1246. desc = &sds_ring->desc_head[consumer];
  1247. desc->status_desc_data[0] =
  1248. cpu_to_le64(STATUS_OWNER_PHANTOM);
  1249. consumer = get_next_index(consumer, sds_ring->num_desc);
  1250. }
  1251. count++;
  1252. }
  1253. for (ring = 0; ring < adapter->max_rds_rings; ring++) {
  1254. struct qlcnic_host_rds_ring *rds_ring =
  1255. &adapter->recv_ctx.rds_rings[ring];
  1256. if (!list_empty(&sds_ring->free_list[ring])) {
  1257. list_for_each(cur, &sds_ring->free_list[ring]) {
  1258. rxbuf = list_entry(cur,
  1259. struct qlcnic_rx_buffer, list);
  1260. qlcnic_alloc_rx_skb(adapter, rds_ring, rxbuf);
  1261. }
  1262. spin_lock(&rds_ring->lock);
  1263. list_splice_tail_init(&sds_ring->free_list[ring],
  1264. &rds_ring->free_list);
  1265. spin_unlock(&rds_ring->lock);
  1266. }
  1267. qlcnic_post_rx_buffers_nodb(adapter, rds_ring);
  1268. }
  1269. if (count) {
  1270. sds_ring->consumer = consumer;
  1271. writel(consumer, sds_ring->crb_sts_consumer);
  1272. }
  1273. return count;
  1274. }
  1275. void
  1276. qlcnic_post_rx_buffers(struct qlcnic_adapter *adapter, u32 ringid,
  1277. struct qlcnic_host_rds_ring *rds_ring)
  1278. {
  1279. struct rcv_desc *pdesc;
  1280. struct qlcnic_rx_buffer *buffer;
  1281. int producer, count = 0;
  1282. struct list_head *head;
  1283. spin_lock(&rds_ring->lock);
  1284. producer = rds_ring->producer;
  1285. head = &rds_ring->free_list;
  1286. while (!list_empty(head)) {
  1287. buffer = list_entry(head->next, struct qlcnic_rx_buffer, list);
  1288. if (!buffer->skb) {
  1289. if (qlcnic_alloc_rx_skb(adapter, rds_ring, buffer))
  1290. break;
  1291. }
  1292. count++;
  1293. list_del(&buffer->list);
  1294. /* make a rcv descriptor */
  1295. pdesc = &rds_ring->desc_head[producer];
  1296. pdesc->addr_buffer = cpu_to_le64(buffer->dma);
  1297. pdesc->reference_handle = cpu_to_le16(buffer->ref_handle);
  1298. pdesc->buffer_length = cpu_to_le32(rds_ring->dma_size);
  1299. producer = get_next_index(producer, rds_ring->num_desc);
  1300. }
  1301. if (count) {
  1302. rds_ring->producer = producer;
  1303. writel((producer-1) & (rds_ring->num_desc-1),
  1304. rds_ring->crb_rcv_producer);
  1305. }
  1306. spin_unlock(&rds_ring->lock);
  1307. }
  1308. static void
  1309. qlcnic_post_rx_buffers_nodb(struct qlcnic_adapter *adapter,
  1310. struct qlcnic_host_rds_ring *rds_ring)
  1311. {
  1312. struct rcv_desc *pdesc;
  1313. struct qlcnic_rx_buffer *buffer;
  1314. int producer, count = 0;
  1315. struct list_head *head;
  1316. if (!spin_trylock(&rds_ring->lock))
  1317. return;
  1318. producer = rds_ring->producer;
  1319. head = &rds_ring->free_list;
  1320. while (!list_empty(head)) {
  1321. buffer = list_entry(head->next, struct qlcnic_rx_buffer, list);
  1322. if (!buffer->skb) {
  1323. if (qlcnic_alloc_rx_skb(adapter, rds_ring, buffer))
  1324. break;
  1325. }
  1326. count++;
  1327. list_del(&buffer->list);
  1328. /* make a rcv descriptor */
  1329. pdesc = &rds_ring->desc_head[producer];
  1330. pdesc->reference_handle = cpu_to_le16(buffer->ref_handle);
  1331. pdesc->buffer_length = cpu_to_le32(rds_ring->dma_size);
  1332. pdesc->addr_buffer = cpu_to_le64(buffer->dma);
  1333. producer = get_next_index(producer, rds_ring->num_desc);
  1334. }
  1335. if (count) {
  1336. rds_ring->producer = producer;
  1337. writel((producer - 1) & (rds_ring->num_desc - 1),
  1338. rds_ring->crb_rcv_producer);
  1339. }
  1340. spin_unlock(&rds_ring->lock);
  1341. }
  1342. static struct qlcnic_rx_buffer *
  1343. qlcnic_process_rcv_diag(struct qlcnic_adapter *adapter,
  1344. struct qlcnic_host_sds_ring *sds_ring,
  1345. int ring, u64 sts_data0)
  1346. {
  1347. struct qlcnic_recv_context *recv_ctx = &adapter->recv_ctx;
  1348. struct qlcnic_rx_buffer *buffer;
  1349. struct sk_buff *skb;
  1350. struct qlcnic_host_rds_ring *rds_ring;
  1351. int index, length, cksum, pkt_offset;
  1352. if (unlikely(ring >= adapter->max_rds_rings))
  1353. return NULL;
  1354. rds_ring = &recv_ctx->rds_rings[ring];
  1355. index = qlcnic_get_sts_refhandle(sts_data0);
  1356. if (unlikely(index >= rds_ring->num_desc))
  1357. return NULL;
  1358. buffer = &rds_ring->rx_buf_arr[index];
  1359. length = qlcnic_get_sts_totallength(sts_data0);
  1360. cksum = qlcnic_get_sts_status(sts_data0);
  1361. pkt_offset = qlcnic_get_sts_pkt_offset(sts_data0);
  1362. skb = qlcnic_process_rxbuf(adapter, rds_ring, index, cksum);
  1363. if (!skb)
  1364. return buffer;
  1365. skb_put(skb, rds_ring->skb_size);
  1366. if (pkt_offset)
  1367. skb_pull(skb, pkt_offset);
  1368. skb->truesize = skb->len + sizeof(struct sk_buff);
  1369. if (!qlcnic_check_loopback_buff(skb->data))
  1370. adapter->diag_cnt++;
  1371. dev_kfree_skb_any(skb);
  1372. adapter->stats.rx_pkts++;
  1373. adapter->stats.rxbytes += length;
  1374. return buffer;
  1375. }
  1376. void
  1377. qlcnic_process_rcv_ring_diag(struct qlcnic_host_sds_ring *sds_ring)
  1378. {
  1379. struct qlcnic_adapter *adapter = sds_ring->adapter;
  1380. struct status_desc *desc;
  1381. struct qlcnic_rx_buffer *rxbuf;
  1382. u64 sts_data0;
  1383. int opcode, ring, desc_cnt;
  1384. u32 consumer = sds_ring->consumer;
  1385. desc = &sds_ring->desc_head[consumer];
  1386. sts_data0 = le64_to_cpu(desc->status_desc_data[0]);
  1387. if (!(sts_data0 & STATUS_OWNER_HOST))
  1388. return;
  1389. desc_cnt = qlcnic_get_sts_desc_cnt(sts_data0);
  1390. opcode = qlcnic_get_sts_opcode(sts_data0);
  1391. ring = qlcnic_get_sts_type(sts_data0);
  1392. rxbuf = qlcnic_process_rcv_diag(adapter, sds_ring,
  1393. ring, sts_data0);
  1394. desc->status_desc_data[0] = cpu_to_le64(STATUS_OWNER_PHANTOM);
  1395. consumer = get_next_index(consumer, sds_ring->num_desc);
  1396. sds_ring->consumer = consumer;
  1397. writel(consumer, sds_ring->crb_sts_consumer);
  1398. }
  1399. void
  1400. qlcnic_fetch_mac(struct qlcnic_adapter *adapter, u32 off1, u32 off2,
  1401. u8 alt_mac, u8 *mac)
  1402. {
  1403. u32 mac_low, mac_high;
  1404. int i;
  1405. mac_low = QLCRD32(adapter, off1);
  1406. mac_high = QLCRD32(adapter, off2);
  1407. if (alt_mac) {
  1408. mac_low |= (mac_low >> 16) | (mac_high << 16);
  1409. mac_high >>= 16;
  1410. }
  1411. for (i = 0; i < 2; i++)
  1412. mac[i] = (u8)(mac_high >> ((1 - i) * 8));
  1413. for (i = 2; i < 6; i++)
  1414. mac[i] = (u8)(mac_low >> ((5 - i) * 8));
  1415. }