wm8350-core.c 10 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456
  1. /*
  2. * wm8350-core.c -- Device access for Wolfson WM8350
  3. *
  4. * Copyright 2007, 2008 Wolfson Microelectronics PLC.
  5. *
  6. * Author: Liam Girdwood, Mark Brown
  7. *
  8. * This program is free software; you can redistribute it and/or modify it
  9. * under the terms of the GNU General Public License as published by the
  10. * Free Software Foundation; either version 2 of the License, or (at your
  11. * option) any later version.
  12. *
  13. */
  14. #include <linux/kernel.h>
  15. #include <linux/module.h>
  16. #include <linux/init.h>
  17. #include <linux/device.h>
  18. #include <linux/delay.h>
  19. #include <linux/interrupt.h>
  20. #include <linux/mfd/wm8350/core.h>
  21. #include <linux/mfd/wm8350/audio.h>
  22. #include <linux/mfd/wm8350/gpio.h>
  23. #include <linux/mfd/wm8350/pmic.h>
  24. #include <linux/mfd/wm8350/supply.h>
  25. #define WM8350_UNLOCK_KEY 0x0013
  26. #define WM8350_LOCK_KEY 0x0000
  27. #define WM8350_CLOCK_CONTROL_1 0x28
  28. #define WM8350_AIF_TEST 0x74
  29. /* debug */
  30. #define WM8350_BUS_DEBUG 0
  31. #if WM8350_BUS_DEBUG
  32. #define dump(regs, src) do { \
  33. int i_; \
  34. u16 *src_ = src; \
  35. printk(KERN_DEBUG); \
  36. for (i_ = 0; i_ < regs; i_++) \
  37. printk(" 0x%4.4x", *src_++); \
  38. printk("\n"); \
  39. } while (0);
  40. #else
  41. #define dump(bytes, src)
  42. #endif
  43. #define WM8350_LOCK_DEBUG 0
  44. #if WM8350_LOCK_DEBUG
  45. #define ldbg(format, arg...) printk(format, ## arg)
  46. #else
  47. #define ldbg(format, arg...)
  48. #endif
  49. /*
  50. * WM8350 Device IO
  51. */
  52. static DEFINE_MUTEX(io_mutex);
  53. static DEFINE_MUTEX(reg_lock_mutex);
  54. static DEFINE_MUTEX(auxadc_mutex);
  55. /* Perform a physical read from the device.
  56. */
  57. static int wm8350_phys_read(struct wm8350 *wm8350, u8 reg, int num_regs,
  58. u16 *dest)
  59. {
  60. int i, ret;
  61. int bytes = num_regs * 2;
  62. dev_dbg(wm8350->dev, "volatile read\n");
  63. ret = wm8350->read_dev(wm8350, reg, bytes, (char *)dest);
  64. for (i = reg; i < reg + num_regs; i++) {
  65. /* Cache is CPU endian */
  66. dest[i - reg] = be16_to_cpu(dest[i - reg]);
  67. /* Satisfy non-volatile bits from cache */
  68. dest[i - reg] &= wm8350_reg_io_map[i].vol;
  69. dest[i - reg] |= wm8350->reg_cache[i];
  70. /* Mask out non-readable bits */
  71. dest[i - reg] &= wm8350_reg_io_map[i].readable;
  72. }
  73. dump(num_regs, dest);
  74. return ret;
  75. }
  76. static int wm8350_read(struct wm8350 *wm8350, u8 reg, int num_regs, u16 *dest)
  77. {
  78. int i;
  79. int end = reg + num_regs;
  80. int ret = 0;
  81. int bytes = num_regs * 2;
  82. if (wm8350->read_dev == NULL)
  83. return -ENODEV;
  84. if ((reg + num_regs - 1) > WM8350_MAX_REGISTER) {
  85. dev_err(wm8350->dev, "invalid reg %x\n",
  86. reg + num_regs - 1);
  87. return -EINVAL;
  88. }
  89. dev_dbg(wm8350->dev,
  90. "%s R%d(0x%2.2x) %d regs\n", __func__, reg, reg, num_regs);
  91. #if WM8350_BUS_DEBUG
  92. /* we can _safely_ read any register, but warn if read not supported */
  93. for (i = reg; i < end; i++) {
  94. if (!wm8350_reg_io_map[i].readable)
  95. dev_warn(wm8350->dev,
  96. "reg R%d is not readable\n", i);
  97. }
  98. #endif
  99. /* if any volatile registers are required, then read back all */
  100. for (i = reg; i < end; i++)
  101. if (wm8350_reg_io_map[i].vol)
  102. return wm8350_phys_read(wm8350, reg, num_regs, dest);
  103. /* no volatiles, then cache is good */
  104. dev_dbg(wm8350->dev, "cache read\n");
  105. memcpy(dest, &wm8350->reg_cache[reg], bytes);
  106. dump(num_regs, dest);
  107. return ret;
  108. }
  109. static inline int is_reg_locked(struct wm8350 *wm8350, u8 reg)
  110. {
  111. if (reg == WM8350_SECURITY ||
  112. wm8350->reg_cache[WM8350_SECURITY] == WM8350_UNLOCK_KEY)
  113. return 0;
  114. if ((reg == WM8350_GPIO_CONFIGURATION_I_O) ||
  115. (reg >= WM8350_GPIO_FUNCTION_SELECT_1 &&
  116. reg <= WM8350_GPIO_FUNCTION_SELECT_4) ||
  117. (reg >= WM8350_BATTERY_CHARGER_CONTROL_1 &&
  118. reg <= WM8350_BATTERY_CHARGER_CONTROL_3))
  119. return 1;
  120. return 0;
  121. }
  122. static int wm8350_write(struct wm8350 *wm8350, u8 reg, int num_regs, u16 *src)
  123. {
  124. int i;
  125. int end = reg + num_regs;
  126. int bytes = num_regs * 2;
  127. if (wm8350->write_dev == NULL)
  128. return -ENODEV;
  129. if ((reg + num_regs - 1) > WM8350_MAX_REGISTER) {
  130. dev_err(wm8350->dev, "invalid reg %x\n",
  131. reg + num_regs - 1);
  132. return -EINVAL;
  133. }
  134. /* it's generally not a good idea to write to RO or locked registers */
  135. for (i = reg; i < end; i++) {
  136. if (!wm8350_reg_io_map[i].writable) {
  137. dev_err(wm8350->dev,
  138. "attempted write to read only reg R%d\n", i);
  139. return -EINVAL;
  140. }
  141. if (is_reg_locked(wm8350, i)) {
  142. dev_err(wm8350->dev,
  143. "attempted write to locked reg R%d\n", i);
  144. return -EINVAL;
  145. }
  146. src[i - reg] &= wm8350_reg_io_map[i].writable;
  147. wm8350->reg_cache[i] =
  148. (wm8350->reg_cache[i] & ~wm8350_reg_io_map[i].writable)
  149. | src[i - reg];
  150. src[i - reg] = cpu_to_be16(src[i - reg]);
  151. }
  152. /* Actually write it out */
  153. return wm8350->write_dev(wm8350, reg, bytes, (char *)src);
  154. }
  155. /*
  156. * Safe read, modify, write methods
  157. */
  158. int wm8350_clear_bits(struct wm8350 *wm8350, u16 reg, u16 mask)
  159. {
  160. u16 data;
  161. int err;
  162. mutex_lock(&io_mutex);
  163. err = wm8350_read(wm8350, reg, 1, &data);
  164. if (err) {
  165. dev_err(wm8350->dev, "read from reg R%d failed\n", reg);
  166. goto out;
  167. }
  168. data &= ~mask;
  169. err = wm8350_write(wm8350, reg, 1, &data);
  170. if (err)
  171. dev_err(wm8350->dev, "write to reg R%d failed\n", reg);
  172. out:
  173. mutex_unlock(&io_mutex);
  174. return err;
  175. }
  176. EXPORT_SYMBOL_GPL(wm8350_clear_bits);
  177. int wm8350_set_bits(struct wm8350 *wm8350, u16 reg, u16 mask)
  178. {
  179. u16 data;
  180. int err;
  181. mutex_lock(&io_mutex);
  182. err = wm8350_read(wm8350, reg, 1, &data);
  183. if (err) {
  184. dev_err(wm8350->dev, "read from reg R%d failed\n", reg);
  185. goto out;
  186. }
  187. data |= mask;
  188. err = wm8350_write(wm8350, reg, 1, &data);
  189. if (err)
  190. dev_err(wm8350->dev, "write to reg R%d failed\n", reg);
  191. out:
  192. mutex_unlock(&io_mutex);
  193. return err;
  194. }
  195. EXPORT_SYMBOL_GPL(wm8350_set_bits);
  196. u16 wm8350_reg_read(struct wm8350 *wm8350, int reg)
  197. {
  198. u16 data;
  199. int err;
  200. mutex_lock(&io_mutex);
  201. err = wm8350_read(wm8350, reg, 1, &data);
  202. if (err)
  203. dev_err(wm8350->dev, "read from reg R%d failed\n", reg);
  204. mutex_unlock(&io_mutex);
  205. return data;
  206. }
  207. EXPORT_SYMBOL_GPL(wm8350_reg_read);
  208. int wm8350_reg_write(struct wm8350 *wm8350, int reg, u16 val)
  209. {
  210. int ret;
  211. u16 data = val;
  212. mutex_lock(&io_mutex);
  213. ret = wm8350_write(wm8350, reg, 1, &data);
  214. if (ret)
  215. dev_err(wm8350->dev, "write to reg R%d failed\n", reg);
  216. mutex_unlock(&io_mutex);
  217. return ret;
  218. }
  219. EXPORT_SYMBOL_GPL(wm8350_reg_write);
  220. int wm8350_block_read(struct wm8350 *wm8350, int start_reg, int regs,
  221. u16 *dest)
  222. {
  223. int err = 0;
  224. mutex_lock(&io_mutex);
  225. err = wm8350_read(wm8350, start_reg, regs, dest);
  226. if (err)
  227. dev_err(wm8350->dev, "block read starting from R%d failed\n",
  228. start_reg);
  229. mutex_unlock(&io_mutex);
  230. return err;
  231. }
  232. EXPORT_SYMBOL_GPL(wm8350_block_read);
  233. int wm8350_block_write(struct wm8350 *wm8350, int start_reg, int regs,
  234. u16 *src)
  235. {
  236. int ret = 0;
  237. mutex_lock(&io_mutex);
  238. ret = wm8350_write(wm8350, start_reg, regs, src);
  239. if (ret)
  240. dev_err(wm8350->dev, "block write starting at R%d failed\n",
  241. start_reg);
  242. mutex_unlock(&io_mutex);
  243. return ret;
  244. }
  245. EXPORT_SYMBOL_GPL(wm8350_block_write);
  246. int wm8350_reg_lock(struct wm8350 *wm8350)
  247. {
  248. u16 key = WM8350_LOCK_KEY;
  249. int ret;
  250. ldbg(__func__);
  251. mutex_lock(&io_mutex);
  252. ret = wm8350_write(wm8350, WM8350_SECURITY, 1, &key);
  253. if (ret)
  254. dev_err(wm8350->dev, "lock failed\n");
  255. mutex_unlock(&io_mutex);
  256. return ret;
  257. }
  258. EXPORT_SYMBOL_GPL(wm8350_reg_lock);
  259. int wm8350_reg_unlock(struct wm8350 *wm8350)
  260. {
  261. u16 key = WM8350_UNLOCK_KEY;
  262. int ret;
  263. ldbg(__func__);
  264. mutex_lock(&io_mutex);
  265. ret = wm8350_write(wm8350, WM8350_SECURITY, 1, &key);
  266. if (ret)
  267. dev_err(wm8350->dev, "unlock failed\n");
  268. mutex_unlock(&io_mutex);
  269. return ret;
  270. }
  271. EXPORT_SYMBOL_GPL(wm8350_reg_unlock);
  272. /*
  273. * Cache is always host endian.
  274. */
  275. static int wm8350_create_cache(struct wm8350 *wm8350, int mode)
  276. {
  277. int i, ret = 0;
  278. u16 value;
  279. const u16 *reg_map;
  280. switch (mode) {
  281. #ifdef CONFIG_MFD_WM8350_CONFIG_MODE_0
  282. case 0:
  283. reg_map = wm8350_mode0_defaults;
  284. break;
  285. #endif
  286. #ifdef CONFIG_MFD_WM8350_CONFIG_MODE_1
  287. case 1:
  288. reg_map = wm8350_mode1_defaults;
  289. break;
  290. #endif
  291. #ifdef CONFIG_MFD_WM8350_CONFIG_MODE_2
  292. case 2:
  293. reg_map = wm8350_mode2_defaults;
  294. break;
  295. #endif
  296. #ifdef CONFIG_MFD_WM8350_CONFIG_MODE_3
  297. case 3:
  298. reg_map = wm8350_mode3_defaults;
  299. break;
  300. #endif
  301. default:
  302. dev_err(wm8350->dev, "Configuration mode %d not supported\n",
  303. mode);
  304. return -EINVAL;
  305. }
  306. wm8350->reg_cache =
  307. kzalloc(sizeof(u16) * (WM8350_MAX_REGISTER + 1), GFP_KERNEL);
  308. if (wm8350->reg_cache == NULL)
  309. return -ENOMEM;
  310. /* Read the initial cache state back from the device - this is
  311. * a PMIC so the device many not be in a virgin state and we
  312. * can't rely on the silicon values.
  313. */
  314. for (i = 0; i < WM8350_MAX_REGISTER; i++) {
  315. /* audio register range */
  316. if (wm8350_reg_io_map[i].readable &&
  317. (i < WM8350_CLOCK_CONTROL_1 || i > WM8350_AIF_TEST)) {
  318. ret = wm8350->read_dev(wm8350, i, 2, (char *)&value);
  319. if (ret < 0) {
  320. dev_err(wm8350->dev,
  321. "failed to read initial cache value\n");
  322. goto out;
  323. }
  324. value = be16_to_cpu(value);
  325. value &= wm8350_reg_io_map[i].readable;
  326. wm8350->reg_cache[i] = value;
  327. } else
  328. wm8350->reg_cache[i] = reg_map[i];
  329. }
  330. out:
  331. return ret;
  332. }
  333. EXPORT_SYMBOL_GPL(wm8350_create_cache);
  334. int wm8350_device_init(struct wm8350 *wm8350)
  335. {
  336. int ret = -EINVAL;
  337. u16 id1, id2, mask, mode;
  338. /* get WM8350 revision and config mode */
  339. wm8350->read_dev(wm8350, WM8350_RESET_ID, sizeof(id1), &id1);
  340. wm8350->read_dev(wm8350, WM8350_ID, sizeof(id2), &id2);
  341. id1 = be16_to_cpu(id1);
  342. id2 = be16_to_cpu(id2);
  343. if (id1 == 0x0)
  344. dev_info(wm8350->dev, "Found Rev C device\n");
  345. else if (id1 == 0x6143) {
  346. switch ((id2 & WM8350_CHIP_REV_MASK) >> 12) {
  347. case WM8350_REV_E:
  348. dev_info(wm8350->dev, "Found Rev E device\n");
  349. wm8350->rev = WM8350_REV_E;
  350. break;
  351. case WM8350_REV_F:
  352. dev_info(wm8350->dev, "Found Rev F device\n");
  353. wm8350->rev = WM8350_REV_F;
  354. break;
  355. case WM8350_REV_G:
  356. dev_info(wm8350->dev, "Found Rev G device\n");
  357. wm8350->rev = WM8350_REV_G;
  358. break;
  359. default:
  360. /* For safety we refuse to run on unknown hardware */
  361. dev_info(wm8350->dev, "Found unknown rev\n");
  362. ret = -ENODEV;
  363. goto err;
  364. }
  365. } else {
  366. dev_info(wm8350->dev, "Device with ID %x is not a WM8350\n",
  367. id1);
  368. ret = -ENODEV;
  369. goto err;
  370. }
  371. mode = id2 & WM8350_CONF_STS_MASK >> 10;
  372. mask = id2 & WM8350_CUST_ID_MASK;
  373. dev_info(wm8350->dev, "Config mode %d, ROM mask %d\n", mode, mask);
  374. ret = wm8350_create_cache(wm8350, mode);
  375. if (ret < 0) {
  376. printk(KERN_ERR "wm8350: failed to create register cache\n");
  377. return ret;
  378. }
  379. return 0;
  380. err:
  381. kfree(wm8350->reg_cache);
  382. return ret;
  383. }
  384. EXPORT_SYMBOL_GPL(wm8350_device_init);
  385. void wm8350_device_exit(struct wm8350 *wm8350)
  386. {
  387. kfree(wm8350->reg_cache);
  388. }
  389. EXPORT_SYMBOL_GPL(wm8350_device_exit);
  390. MODULE_LICENSE("GPL");