exynos_drm_g2d.c 37 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545
  1. /*
  2. * Copyright (C) 2012 Samsung Electronics Co.Ltd
  3. * Authors: Joonyoung Shim <jy0922.shim@samsung.com>
  4. *
  5. * This program is free software; you can redistribute it and/or modify
  6. * it under the terms of the GNU General Public License version 2 as
  7. * published by the Free Software Foundationr
  8. */
  9. #include <linux/kernel.h>
  10. #include <linux/clk.h>
  11. #include <linux/err.h>
  12. #include <linux/interrupt.h>
  13. #include <linux/io.h>
  14. #include <linux/platform_device.h>
  15. #include <linux/pm_runtime.h>
  16. #include <linux/slab.h>
  17. #include <linux/workqueue.h>
  18. #include <linux/dma-mapping.h>
  19. #include <linux/dma-attrs.h>
  20. #include <linux/of.h>
  21. #include <drm/drmP.h>
  22. #include <drm/exynos_drm.h>
  23. #include "exynos_drm_drv.h"
  24. #include "exynos_drm_gem.h"
  25. #include "exynos_drm_iommu.h"
  26. #define G2D_HW_MAJOR_VER 4
  27. #define G2D_HW_MINOR_VER 1
  28. /* vaild register range set from user: 0x0104 ~ 0x0880 */
  29. #define G2D_VALID_START 0x0104
  30. #define G2D_VALID_END 0x0880
  31. /* general registers */
  32. #define G2D_SOFT_RESET 0x0000
  33. #define G2D_INTEN 0x0004
  34. #define G2D_INTC_PEND 0x000C
  35. #define G2D_DMA_SFR_BASE_ADDR 0x0080
  36. #define G2D_DMA_COMMAND 0x0084
  37. #define G2D_DMA_STATUS 0x008C
  38. #define G2D_DMA_HOLD_CMD 0x0090
  39. /* command registers */
  40. #define G2D_BITBLT_START 0x0100
  41. /* registers for base address */
  42. #define G2D_SRC_BASE_ADDR 0x0304
  43. #define G2D_SRC_COLOR_MODE 0x030C
  44. #define G2D_SRC_LEFT_TOP 0x0310
  45. #define G2D_SRC_RIGHT_BOTTOM 0x0314
  46. #define G2D_SRC_PLANE2_BASE_ADDR 0x0318
  47. #define G2D_DST_BASE_ADDR 0x0404
  48. #define G2D_DST_COLOR_MODE 0x040C
  49. #define G2D_DST_LEFT_TOP 0x0410
  50. #define G2D_DST_RIGHT_BOTTOM 0x0414
  51. #define G2D_DST_PLANE2_BASE_ADDR 0x0418
  52. #define G2D_PAT_BASE_ADDR 0x0500
  53. #define G2D_MSK_BASE_ADDR 0x0520
  54. /* G2D_SOFT_RESET */
  55. #define G2D_SFRCLEAR (1 << 1)
  56. #define G2D_R (1 << 0)
  57. /* G2D_INTEN */
  58. #define G2D_INTEN_ACF (1 << 3)
  59. #define G2D_INTEN_UCF (1 << 2)
  60. #define G2D_INTEN_GCF (1 << 1)
  61. #define G2D_INTEN_SCF (1 << 0)
  62. /* G2D_INTC_PEND */
  63. #define G2D_INTP_ACMD_FIN (1 << 3)
  64. #define G2D_INTP_UCMD_FIN (1 << 2)
  65. #define G2D_INTP_GCMD_FIN (1 << 1)
  66. #define G2D_INTP_SCMD_FIN (1 << 0)
  67. /* G2D_DMA_COMMAND */
  68. #define G2D_DMA_HALT (1 << 2)
  69. #define G2D_DMA_CONTINUE (1 << 1)
  70. #define G2D_DMA_START (1 << 0)
  71. /* G2D_DMA_STATUS */
  72. #define G2D_DMA_LIST_DONE_COUNT (0xFF << 17)
  73. #define G2D_DMA_BITBLT_DONE_COUNT (0xFFFF << 1)
  74. #define G2D_DMA_DONE (1 << 0)
  75. #define G2D_DMA_LIST_DONE_COUNT_OFFSET 17
  76. /* G2D_DMA_HOLD_CMD */
  77. #define G2D_USER_HOLD (1 << 2)
  78. #define G2D_LIST_HOLD (1 << 1)
  79. #define G2D_BITBLT_HOLD (1 << 0)
  80. /* G2D_BITBLT_START */
  81. #define G2D_START_CASESEL (1 << 2)
  82. #define G2D_START_NHOLT (1 << 1)
  83. #define G2D_START_BITBLT (1 << 0)
  84. /* buffer color format */
  85. #define G2D_FMT_XRGB8888 0
  86. #define G2D_FMT_ARGB8888 1
  87. #define G2D_FMT_RGB565 2
  88. #define G2D_FMT_XRGB1555 3
  89. #define G2D_FMT_ARGB1555 4
  90. #define G2D_FMT_XRGB4444 5
  91. #define G2D_FMT_ARGB4444 6
  92. #define G2D_FMT_PACKED_RGB888 7
  93. #define G2D_FMT_A8 11
  94. #define G2D_FMT_L8 12
  95. /* buffer valid length */
  96. #define G2D_LEN_MIN 1
  97. #define G2D_LEN_MAX 8000
  98. #define G2D_CMDLIST_SIZE (PAGE_SIZE / 4)
  99. #define G2D_CMDLIST_NUM 64
  100. #define G2D_CMDLIST_POOL_SIZE (G2D_CMDLIST_SIZE * G2D_CMDLIST_NUM)
  101. #define G2D_CMDLIST_DATA_NUM (G2D_CMDLIST_SIZE / sizeof(u32) - 2)
  102. /* maximum buffer pool size of userptr is 64MB as default */
  103. #define MAX_POOL (64 * 1024 * 1024)
  104. enum {
  105. BUF_TYPE_GEM = 1,
  106. BUF_TYPE_USERPTR,
  107. };
  108. enum g2d_reg_type {
  109. REG_TYPE_NONE = -1,
  110. REG_TYPE_SRC,
  111. REG_TYPE_SRC_PLANE2,
  112. REG_TYPE_DST,
  113. REG_TYPE_DST_PLANE2,
  114. REG_TYPE_PAT,
  115. REG_TYPE_MSK,
  116. MAX_REG_TYPE_NR
  117. };
  118. /* cmdlist data structure */
  119. struct g2d_cmdlist {
  120. u32 head;
  121. unsigned long data[G2D_CMDLIST_DATA_NUM];
  122. u32 last; /* last data offset */
  123. };
  124. /*
  125. * A structure of buffer description
  126. *
  127. * @format: color format
  128. * @left_x: the x coordinates of left top corner
  129. * @top_y: the y coordinates of left top corner
  130. * @right_x: the x coordinates of right bottom corner
  131. * @bottom_y: the y coordinates of right bottom corner
  132. *
  133. */
  134. struct g2d_buf_desc {
  135. unsigned int format;
  136. unsigned int left_x;
  137. unsigned int top_y;
  138. unsigned int right_x;
  139. unsigned int bottom_y;
  140. };
  141. /*
  142. * A structure of buffer information
  143. *
  144. * @map_nr: manages the number of mapped buffers
  145. * @reg_types: stores regitster type in the order of requested command
  146. * @handles: stores buffer handle in its reg_type position
  147. * @types: stores buffer type in its reg_type position
  148. * @descs: stores buffer description in its reg_type position
  149. *
  150. */
  151. struct g2d_buf_info {
  152. unsigned int map_nr;
  153. enum g2d_reg_type reg_types[MAX_REG_TYPE_NR];
  154. unsigned long handles[MAX_REG_TYPE_NR];
  155. unsigned int types[MAX_REG_TYPE_NR];
  156. struct g2d_buf_desc descs[MAX_REG_TYPE_NR];
  157. };
  158. struct drm_exynos_pending_g2d_event {
  159. struct drm_pending_event base;
  160. struct drm_exynos_g2d_event event;
  161. };
  162. struct g2d_cmdlist_userptr {
  163. struct list_head list;
  164. dma_addr_t dma_addr;
  165. unsigned long userptr;
  166. unsigned long size;
  167. struct page **pages;
  168. unsigned int npages;
  169. struct sg_table *sgt;
  170. struct vm_area_struct *vma;
  171. atomic_t refcount;
  172. bool in_pool;
  173. bool out_of_list;
  174. };
  175. struct g2d_cmdlist_node {
  176. struct list_head list;
  177. struct g2d_cmdlist *cmdlist;
  178. dma_addr_t dma_addr;
  179. struct g2d_buf_info buf_info;
  180. struct drm_exynos_pending_g2d_event *event;
  181. };
  182. struct g2d_runqueue_node {
  183. struct list_head list;
  184. struct list_head run_cmdlist;
  185. struct list_head event_list;
  186. struct drm_file *filp;
  187. pid_t pid;
  188. struct completion complete;
  189. int async;
  190. };
  191. struct g2d_data {
  192. struct device *dev;
  193. struct clk *gate_clk;
  194. void __iomem *regs;
  195. int irq;
  196. struct workqueue_struct *g2d_workq;
  197. struct work_struct runqueue_work;
  198. struct exynos_drm_subdrv subdrv;
  199. bool suspended;
  200. /* cmdlist */
  201. struct g2d_cmdlist_node *cmdlist_node;
  202. struct list_head free_cmdlist;
  203. struct mutex cmdlist_mutex;
  204. dma_addr_t cmdlist_pool;
  205. void *cmdlist_pool_virt;
  206. struct dma_attrs cmdlist_dma_attrs;
  207. /* runqueue*/
  208. struct g2d_runqueue_node *runqueue_node;
  209. struct list_head runqueue;
  210. struct mutex runqueue_mutex;
  211. struct kmem_cache *runqueue_slab;
  212. unsigned long current_pool;
  213. unsigned long max_pool;
  214. };
  215. static int g2d_init_cmdlist(struct g2d_data *g2d)
  216. {
  217. struct device *dev = g2d->dev;
  218. struct g2d_cmdlist_node *node = g2d->cmdlist_node;
  219. struct exynos_drm_subdrv *subdrv = &g2d->subdrv;
  220. int nr;
  221. int ret;
  222. struct g2d_buf_info *buf_info;
  223. init_dma_attrs(&g2d->cmdlist_dma_attrs);
  224. dma_set_attr(DMA_ATTR_WRITE_COMBINE, &g2d->cmdlist_dma_attrs);
  225. g2d->cmdlist_pool_virt = dma_alloc_attrs(subdrv->drm_dev->dev,
  226. G2D_CMDLIST_POOL_SIZE,
  227. &g2d->cmdlist_pool, GFP_KERNEL,
  228. &g2d->cmdlist_dma_attrs);
  229. if (!g2d->cmdlist_pool_virt) {
  230. dev_err(dev, "failed to allocate dma memory\n");
  231. return -ENOMEM;
  232. }
  233. node = kcalloc(G2D_CMDLIST_NUM, sizeof(*node), GFP_KERNEL);
  234. if (!node) {
  235. dev_err(dev, "failed to allocate memory\n");
  236. ret = -ENOMEM;
  237. goto err;
  238. }
  239. for (nr = 0; nr < G2D_CMDLIST_NUM; nr++) {
  240. unsigned int i;
  241. node[nr].cmdlist =
  242. g2d->cmdlist_pool_virt + nr * G2D_CMDLIST_SIZE;
  243. node[nr].dma_addr =
  244. g2d->cmdlist_pool + nr * G2D_CMDLIST_SIZE;
  245. buf_info = &node[nr].buf_info;
  246. for (i = 0; i < MAX_REG_TYPE_NR; i++)
  247. buf_info->reg_types[i] = REG_TYPE_NONE;
  248. list_add_tail(&node[nr].list, &g2d->free_cmdlist);
  249. }
  250. return 0;
  251. err:
  252. dma_free_attrs(subdrv->drm_dev->dev, G2D_CMDLIST_POOL_SIZE,
  253. g2d->cmdlist_pool_virt,
  254. g2d->cmdlist_pool, &g2d->cmdlist_dma_attrs);
  255. return ret;
  256. }
  257. static void g2d_fini_cmdlist(struct g2d_data *g2d)
  258. {
  259. struct exynos_drm_subdrv *subdrv = &g2d->subdrv;
  260. kfree(g2d->cmdlist_node);
  261. dma_free_attrs(subdrv->drm_dev->dev, G2D_CMDLIST_POOL_SIZE,
  262. g2d->cmdlist_pool_virt,
  263. g2d->cmdlist_pool, &g2d->cmdlist_dma_attrs);
  264. }
  265. static struct g2d_cmdlist_node *g2d_get_cmdlist(struct g2d_data *g2d)
  266. {
  267. struct device *dev = g2d->dev;
  268. struct g2d_cmdlist_node *node;
  269. mutex_lock(&g2d->cmdlist_mutex);
  270. if (list_empty(&g2d->free_cmdlist)) {
  271. dev_err(dev, "there is no free cmdlist\n");
  272. mutex_unlock(&g2d->cmdlist_mutex);
  273. return NULL;
  274. }
  275. node = list_first_entry(&g2d->free_cmdlist, struct g2d_cmdlist_node,
  276. list);
  277. list_del_init(&node->list);
  278. mutex_unlock(&g2d->cmdlist_mutex);
  279. return node;
  280. }
  281. static void g2d_put_cmdlist(struct g2d_data *g2d, struct g2d_cmdlist_node *node)
  282. {
  283. mutex_lock(&g2d->cmdlist_mutex);
  284. list_move_tail(&node->list, &g2d->free_cmdlist);
  285. mutex_unlock(&g2d->cmdlist_mutex);
  286. }
  287. static void g2d_add_cmdlist_to_inuse(struct exynos_drm_g2d_private *g2d_priv,
  288. struct g2d_cmdlist_node *node)
  289. {
  290. struct g2d_cmdlist_node *lnode;
  291. if (list_empty(&g2d_priv->inuse_cmdlist))
  292. goto add_to_list;
  293. /* this links to base address of new cmdlist */
  294. lnode = list_entry(g2d_priv->inuse_cmdlist.prev,
  295. struct g2d_cmdlist_node, list);
  296. lnode->cmdlist->data[lnode->cmdlist->last] = node->dma_addr;
  297. add_to_list:
  298. list_add_tail(&node->list, &g2d_priv->inuse_cmdlist);
  299. if (node->event)
  300. list_add_tail(&node->event->base.link, &g2d_priv->event_list);
  301. }
  302. static void g2d_userptr_put_dma_addr(struct drm_device *drm_dev,
  303. unsigned long obj,
  304. bool force)
  305. {
  306. struct g2d_cmdlist_userptr *g2d_userptr =
  307. (struct g2d_cmdlist_userptr *)obj;
  308. if (!obj)
  309. return;
  310. if (force)
  311. goto out;
  312. atomic_dec(&g2d_userptr->refcount);
  313. if (atomic_read(&g2d_userptr->refcount) > 0)
  314. return;
  315. if (g2d_userptr->in_pool)
  316. return;
  317. out:
  318. exynos_gem_unmap_sgt_from_dma(drm_dev, g2d_userptr->sgt,
  319. DMA_BIDIRECTIONAL);
  320. exynos_gem_put_pages_to_userptr(g2d_userptr->pages,
  321. g2d_userptr->npages,
  322. g2d_userptr->vma);
  323. if (!g2d_userptr->out_of_list)
  324. list_del_init(&g2d_userptr->list);
  325. sg_free_table(g2d_userptr->sgt);
  326. kfree(g2d_userptr->sgt);
  327. drm_free_large(g2d_userptr->pages);
  328. kfree(g2d_userptr);
  329. }
  330. static dma_addr_t *g2d_userptr_get_dma_addr(struct drm_device *drm_dev,
  331. unsigned long userptr,
  332. unsigned long size,
  333. struct drm_file *filp,
  334. unsigned long *obj)
  335. {
  336. struct drm_exynos_file_private *file_priv = filp->driver_priv;
  337. struct exynos_drm_g2d_private *g2d_priv = file_priv->g2d_priv;
  338. struct g2d_cmdlist_userptr *g2d_userptr;
  339. struct g2d_data *g2d;
  340. struct page **pages;
  341. struct sg_table *sgt;
  342. struct vm_area_struct *vma;
  343. unsigned long start, end;
  344. unsigned int npages, offset;
  345. int ret;
  346. if (!size) {
  347. DRM_ERROR("invalid userptr size.\n");
  348. return ERR_PTR(-EINVAL);
  349. }
  350. g2d = dev_get_drvdata(g2d_priv->dev);
  351. /* check if userptr already exists in userptr_list. */
  352. list_for_each_entry(g2d_userptr, &g2d_priv->userptr_list, list) {
  353. if (g2d_userptr->userptr == userptr) {
  354. /*
  355. * also check size because there could be same address
  356. * and different size.
  357. */
  358. if (g2d_userptr->size == size) {
  359. atomic_inc(&g2d_userptr->refcount);
  360. *obj = (unsigned long)g2d_userptr;
  361. return &g2d_userptr->dma_addr;
  362. }
  363. /*
  364. * at this moment, maybe g2d dma is accessing this
  365. * g2d_userptr memory region so just remove this
  366. * g2d_userptr object from userptr_list not to be
  367. * referred again and also except it the userptr
  368. * pool to be released after the dma access completion.
  369. */
  370. g2d_userptr->out_of_list = true;
  371. g2d_userptr->in_pool = false;
  372. list_del_init(&g2d_userptr->list);
  373. break;
  374. }
  375. }
  376. g2d_userptr = kzalloc(sizeof(*g2d_userptr), GFP_KERNEL);
  377. if (!g2d_userptr) {
  378. DRM_ERROR("failed to allocate g2d_userptr.\n");
  379. return ERR_PTR(-ENOMEM);
  380. }
  381. atomic_set(&g2d_userptr->refcount, 1);
  382. start = userptr & PAGE_MASK;
  383. offset = userptr & ~PAGE_MASK;
  384. end = PAGE_ALIGN(userptr + size);
  385. npages = (end - start) >> PAGE_SHIFT;
  386. g2d_userptr->npages = npages;
  387. pages = drm_calloc_large(npages, sizeof(struct page *));
  388. if (!pages) {
  389. DRM_ERROR("failed to allocate pages.\n");
  390. ret = -ENOMEM;
  391. goto err_free;
  392. }
  393. vma = find_vma(current->mm, userptr);
  394. if (!vma) {
  395. DRM_ERROR("failed to get vm region.\n");
  396. ret = -EFAULT;
  397. goto err_free_pages;
  398. }
  399. if (vma->vm_end < userptr + size) {
  400. DRM_ERROR("vma is too small.\n");
  401. ret = -EFAULT;
  402. goto err_free_pages;
  403. }
  404. g2d_userptr->vma = exynos_gem_get_vma(vma);
  405. if (!g2d_userptr->vma) {
  406. DRM_ERROR("failed to copy vma.\n");
  407. ret = -ENOMEM;
  408. goto err_free_pages;
  409. }
  410. g2d_userptr->size = size;
  411. ret = exynos_gem_get_pages_from_userptr(start & PAGE_MASK,
  412. npages, pages, vma);
  413. if (ret < 0) {
  414. DRM_ERROR("failed to get user pages from userptr.\n");
  415. goto err_put_vma;
  416. }
  417. g2d_userptr->pages = pages;
  418. sgt = kzalloc(sizeof(*sgt), GFP_KERNEL);
  419. if (!sgt) {
  420. DRM_ERROR("failed to allocate sg table.\n");
  421. ret = -ENOMEM;
  422. goto err_free_userptr;
  423. }
  424. ret = sg_alloc_table_from_pages(sgt, pages, npages, offset,
  425. size, GFP_KERNEL);
  426. if (ret < 0) {
  427. DRM_ERROR("failed to get sgt from pages.\n");
  428. goto err_free_sgt;
  429. }
  430. g2d_userptr->sgt = sgt;
  431. ret = exynos_gem_map_sgt_with_dma(drm_dev, g2d_userptr->sgt,
  432. DMA_BIDIRECTIONAL);
  433. if (ret < 0) {
  434. DRM_ERROR("failed to map sgt with dma region.\n");
  435. goto err_sg_free_table;
  436. }
  437. g2d_userptr->dma_addr = sgt->sgl[0].dma_address;
  438. g2d_userptr->userptr = userptr;
  439. list_add_tail(&g2d_userptr->list, &g2d_priv->userptr_list);
  440. if (g2d->current_pool + (npages << PAGE_SHIFT) < g2d->max_pool) {
  441. g2d->current_pool += npages << PAGE_SHIFT;
  442. g2d_userptr->in_pool = true;
  443. }
  444. *obj = (unsigned long)g2d_userptr;
  445. return &g2d_userptr->dma_addr;
  446. err_sg_free_table:
  447. sg_free_table(sgt);
  448. err_free_sgt:
  449. kfree(sgt);
  450. err_free_userptr:
  451. exynos_gem_put_pages_to_userptr(g2d_userptr->pages,
  452. g2d_userptr->npages,
  453. g2d_userptr->vma);
  454. err_put_vma:
  455. exynos_gem_put_vma(g2d_userptr->vma);
  456. err_free_pages:
  457. drm_free_large(pages);
  458. err_free:
  459. kfree(g2d_userptr);
  460. return ERR_PTR(ret);
  461. }
  462. static void g2d_userptr_free_all(struct drm_device *drm_dev,
  463. struct g2d_data *g2d,
  464. struct drm_file *filp)
  465. {
  466. struct drm_exynos_file_private *file_priv = filp->driver_priv;
  467. struct exynos_drm_g2d_private *g2d_priv = file_priv->g2d_priv;
  468. struct g2d_cmdlist_userptr *g2d_userptr, *n;
  469. list_for_each_entry_safe(g2d_userptr, n, &g2d_priv->userptr_list, list)
  470. if (g2d_userptr->in_pool)
  471. g2d_userptr_put_dma_addr(drm_dev,
  472. (unsigned long)g2d_userptr,
  473. true);
  474. g2d->current_pool = 0;
  475. }
  476. static enum g2d_reg_type g2d_get_reg_type(int reg_offset)
  477. {
  478. enum g2d_reg_type reg_type;
  479. switch (reg_offset) {
  480. case G2D_SRC_BASE_ADDR:
  481. case G2D_SRC_COLOR_MODE:
  482. case G2D_SRC_LEFT_TOP:
  483. case G2D_SRC_RIGHT_BOTTOM:
  484. reg_type = REG_TYPE_SRC;
  485. break;
  486. case G2D_SRC_PLANE2_BASE_ADDR:
  487. reg_type = REG_TYPE_SRC_PLANE2;
  488. break;
  489. case G2D_DST_BASE_ADDR:
  490. case G2D_DST_COLOR_MODE:
  491. case G2D_DST_LEFT_TOP:
  492. case G2D_DST_RIGHT_BOTTOM:
  493. reg_type = REG_TYPE_DST;
  494. break;
  495. case G2D_DST_PLANE2_BASE_ADDR:
  496. reg_type = REG_TYPE_DST_PLANE2;
  497. break;
  498. case G2D_PAT_BASE_ADDR:
  499. reg_type = REG_TYPE_PAT;
  500. break;
  501. case G2D_MSK_BASE_ADDR:
  502. reg_type = REG_TYPE_MSK;
  503. break;
  504. default:
  505. reg_type = REG_TYPE_NONE;
  506. DRM_ERROR("Unknown register offset![%d]\n", reg_offset);
  507. break;
  508. };
  509. return reg_type;
  510. }
  511. static unsigned long g2d_get_buf_bpp(unsigned int format)
  512. {
  513. unsigned long bpp;
  514. switch (format) {
  515. case G2D_FMT_XRGB8888:
  516. case G2D_FMT_ARGB8888:
  517. bpp = 4;
  518. break;
  519. case G2D_FMT_RGB565:
  520. case G2D_FMT_XRGB1555:
  521. case G2D_FMT_ARGB1555:
  522. case G2D_FMT_XRGB4444:
  523. case G2D_FMT_ARGB4444:
  524. bpp = 2;
  525. break;
  526. case G2D_FMT_PACKED_RGB888:
  527. bpp = 3;
  528. break;
  529. default:
  530. bpp = 1;
  531. break;
  532. }
  533. return bpp;
  534. }
  535. static bool g2d_check_buf_desc_is_valid(struct g2d_buf_desc *buf_desc,
  536. enum g2d_reg_type reg_type,
  537. unsigned long size)
  538. {
  539. unsigned int width, height;
  540. unsigned long area;
  541. /*
  542. * check source and destination buffers only.
  543. * so the others are always valid.
  544. */
  545. if (reg_type != REG_TYPE_SRC && reg_type != REG_TYPE_DST)
  546. return true;
  547. width = buf_desc->right_x - buf_desc->left_x;
  548. if (width < G2D_LEN_MIN || width > G2D_LEN_MAX) {
  549. DRM_ERROR("width[%u] is out of range!\n", width);
  550. return false;
  551. }
  552. height = buf_desc->bottom_y - buf_desc->top_y;
  553. if (height < G2D_LEN_MIN || height > G2D_LEN_MAX) {
  554. DRM_ERROR("height[%u] is out of range!\n", height);
  555. return false;
  556. }
  557. area = (unsigned long)width * (unsigned long)height *
  558. g2d_get_buf_bpp(buf_desc->format);
  559. if (area > size) {
  560. DRM_ERROR("area[%lu] is out of range[%lu]!\n", area, size);
  561. return false;
  562. }
  563. return true;
  564. }
  565. static int g2d_map_cmdlist_gem(struct g2d_data *g2d,
  566. struct g2d_cmdlist_node *node,
  567. struct drm_device *drm_dev,
  568. struct drm_file *file)
  569. {
  570. struct g2d_cmdlist *cmdlist = node->cmdlist;
  571. struct g2d_buf_info *buf_info = &node->buf_info;
  572. int offset;
  573. int ret;
  574. int i;
  575. for (i = 0; i < buf_info->map_nr; i++) {
  576. struct g2d_buf_desc *buf_desc;
  577. enum g2d_reg_type reg_type;
  578. int reg_pos;
  579. unsigned long handle;
  580. dma_addr_t *addr;
  581. reg_pos = cmdlist->last - 2 * (i + 1);
  582. offset = cmdlist->data[reg_pos];
  583. handle = cmdlist->data[reg_pos + 1];
  584. reg_type = g2d_get_reg_type(offset);
  585. if (reg_type == REG_TYPE_NONE) {
  586. ret = -EFAULT;
  587. goto err;
  588. }
  589. buf_desc = &buf_info->descs[reg_type];
  590. if (buf_info->types[reg_type] == BUF_TYPE_GEM) {
  591. unsigned long size;
  592. size = exynos_drm_gem_get_size(drm_dev, handle, file);
  593. if (!size) {
  594. ret = -EFAULT;
  595. goto err;
  596. }
  597. if (!g2d_check_buf_desc_is_valid(buf_desc, reg_type,
  598. size)) {
  599. ret = -EFAULT;
  600. goto err;
  601. }
  602. addr = exynos_drm_gem_get_dma_addr(drm_dev, handle,
  603. file);
  604. if (IS_ERR(addr)) {
  605. ret = -EFAULT;
  606. goto err;
  607. }
  608. } else {
  609. struct drm_exynos_g2d_userptr g2d_userptr;
  610. if (copy_from_user(&g2d_userptr, (void __user *)handle,
  611. sizeof(struct drm_exynos_g2d_userptr))) {
  612. ret = -EFAULT;
  613. goto err;
  614. }
  615. if (!g2d_check_buf_desc_is_valid(buf_desc, reg_type,
  616. g2d_userptr.size)) {
  617. ret = -EFAULT;
  618. goto err;
  619. }
  620. addr = g2d_userptr_get_dma_addr(drm_dev,
  621. g2d_userptr.userptr,
  622. g2d_userptr.size,
  623. file,
  624. &handle);
  625. if (IS_ERR(addr)) {
  626. ret = -EFAULT;
  627. goto err;
  628. }
  629. }
  630. cmdlist->data[reg_pos + 1] = *addr;
  631. buf_info->reg_types[i] = reg_type;
  632. buf_info->handles[reg_type] = handle;
  633. }
  634. return 0;
  635. err:
  636. buf_info->map_nr = i;
  637. return ret;
  638. }
  639. static void g2d_unmap_cmdlist_gem(struct g2d_data *g2d,
  640. struct g2d_cmdlist_node *node,
  641. struct drm_file *filp)
  642. {
  643. struct exynos_drm_subdrv *subdrv = &g2d->subdrv;
  644. struct g2d_buf_info *buf_info = &node->buf_info;
  645. int i;
  646. for (i = 0; i < buf_info->map_nr; i++) {
  647. struct g2d_buf_desc *buf_desc;
  648. enum g2d_reg_type reg_type;
  649. unsigned long handle;
  650. reg_type = buf_info->reg_types[i];
  651. buf_desc = &buf_info->descs[reg_type];
  652. handle = buf_info->handles[reg_type];
  653. if (buf_info->types[reg_type] == BUF_TYPE_GEM)
  654. exynos_drm_gem_put_dma_addr(subdrv->drm_dev, handle,
  655. filp);
  656. else
  657. g2d_userptr_put_dma_addr(subdrv->drm_dev, handle,
  658. false);
  659. buf_info->reg_types[i] = REG_TYPE_NONE;
  660. buf_info->handles[reg_type] = 0;
  661. buf_info->types[reg_type] = 0;
  662. memset(buf_desc, 0x00, sizeof(*buf_desc));
  663. }
  664. buf_info->map_nr = 0;
  665. }
  666. static void g2d_dma_start(struct g2d_data *g2d,
  667. struct g2d_runqueue_node *runqueue_node)
  668. {
  669. struct g2d_cmdlist_node *node =
  670. list_first_entry(&runqueue_node->run_cmdlist,
  671. struct g2d_cmdlist_node, list);
  672. int ret;
  673. ret = pm_runtime_get_sync(g2d->dev);
  674. if (ret < 0) {
  675. dev_warn(g2d->dev, "failed pm power on.\n");
  676. return;
  677. }
  678. ret = clk_prepare_enable(g2d->gate_clk);
  679. if (ret < 0) {
  680. dev_warn(g2d->dev, "failed to enable clock.\n");
  681. pm_runtime_put_sync(g2d->dev);
  682. return;
  683. }
  684. writel_relaxed(node->dma_addr, g2d->regs + G2D_DMA_SFR_BASE_ADDR);
  685. writel_relaxed(G2D_DMA_START, g2d->regs + G2D_DMA_COMMAND);
  686. }
  687. static struct g2d_runqueue_node *g2d_get_runqueue_node(struct g2d_data *g2d)
  688. {
  689. struct g2d_runqueue_node *runqueue_node;
  690. if (list_empty(&g2d->runqueue))
  691. return NULL;
  692. runqueue_node = list_first_entry(&g2d->runqueue,
  693. struct g2d_runqueue_node, list);
  694. list_del_init(&runqueue_node->list);
  695. return runqueue_node;
  696. }
  697. static void g2d_free_runqueue_node(struct g2d_data *g2d,
  698. struct g2d_runqueue_node *runqueue_node)
  699. {
  700. struct g2d_cmdlist_node *node;
  701. if (!runqueue_node)
  702. return;
  703. mutex_lock(&g2d->cmdlist_mutex);
  704. /*
  705. * commands in run_cmdlist have been completed so unmap all gem
  706. * objects in each command node so that they are unreferenced.
  707. */
  708. list_for_each_entry(node, &runqueue_node->run_cmdlist, list)
  709. g2d_unmap_cmdlist_gem(g2d, node, runqueue_node->filp);
  710. list_splice_tail_init(&runqueue_node->run_cmdlist, &g2d->free_cmdlist);
  711. mutex_unlock(&g2d->cmdlist_mutex);
  712. kmem_cache_free(g2d->runqueue_slab, runqueue_node);
  713. }
  714. static void g2d_exec_runqueue(struct g2d_data *g2d)
  715. {
  716. g2d->runqueue_node = g2d_get_runqueue_node(g2d);
  717. if (g2d->runqueue_node)
  718. g2d_dma_start(g2d, g2d->runqueue_node);
  719. }
  720. static void g2d_runqueue_worker(struct work_struct *work)
  721. {
  722. struct g2d_data *g2d = container_of(work, struct g2d_data,
  723. runqueue_work);
  724. mutex_lock(&g2d->runqueue_mutex);
  725. clk_disable_unprepare(g2d->gate_clk);
  726. pm_runtime_put_sync(g2d->dev);
  727. complete(&g2d->runqueue_node->complete);
  728. if (g2d->runqueue_node->async)
  729. g2d_free_runqueue_node(g2d, g2d->runqueue_node);
  730. if (g2d->suspended)
  731. g2d->runqueue_node = NULL;
  732. else
  733. g2d_exec_runqueue(g2d);
  734. mutex_unlock(&g2d->runqueue_mutex);
  735. }
  736. static void g2d_finish_event(struct g2d_data *g2d, u32 cmdlist_no)
  737. {
  738. struct drm_device *drm_dev = g2d->subdrv.drm_dev;
  739. struct g2d_runqueue_node *runqueue_node = g2d->runqueue_node;
  740. struct drm_exynos_pending_g2d_event *e;
  741. struct timeval now;
  742. unsigned long flags;
  743. if (list_empty(&runqueue_node->event_list))
  744. return;
  745. e = list_first_entry(&runqueue_node->event_list,
  746. struct drm_exynos_pending_g2d_event, base.link);
  747. do_gettimeofday(&now);
  748. e->event.tv_sec = now.tv_sec;
  749. e->event.tv_usec = now.tv_usec;
  750. e->event.cmdlist_no = cmdlist_no;
  751. spin_lock_irqsave(&drm_dev->event_lock, flags);
  752. list_move_tail(&e->base.link, &e->base.file_priv->event_list);
  753. wake_up_interruptible(&e->base.file_priv->event_wait);
  754. spin_unlock_irqrestore(&drm_dev->event_lock, flags);
  755. }
  756. static irqreturn_t g2d_irq_handler(int irq, void *dev_id)
  757. {
  758. struct g2d_data *g2d = dev_id;
  759. u32 pending;
  760. pending = readl_relaxed(g2d->regs + G2D_INTC_PEND);
  761. if (pending)
  762. writel_relaxed(pending, g2d->regs + G2D_INTC_PEND);
  763. if (pending & G2D_INTP_GCMD_FIN) {
  764. u32 cmdlist_no = readl_relaxed(g2d->regs + G2D_DMA_STATUS);
  765. cmdlist_no = (cmdlist_no & G2D_DMA_LIST_DONE_COUNT) >>
  766. G2D_DMA_LIST_DONE_COUNT_OFFSET;
  767. g2d_finish_event(g2d, cmdlist_no);
  768. writel_relaxed(0, g2d->regs + G2D_DMA_HOLD_CMD);
  769. if (!(pending & G2D_INTP_ACMD_FIN)) {
  770. writel_relaxed(G2D_DMA_CONTINUE,
  771. g2d->regs + G2D_DMA_COMMAND);
  772. }
  773. }
  774. if (pending & G2D_INTP_ACMD_FIN)
  775. queue_work(g2d->g2d_workq, &g2d->runqueue_work);
  776. return IRQ_HANDLED;
  777. }
  778. static int g2d_check_reg_offset(struct device *dev,
  779. struct g2d_cmdlist_node *node,
  780. int nr, bool for_addr)
  781. {
  782. struct g2d_cmdlist *cmdlist = node->cmdlist;
  783. int reg_offset;
  784. int index;
  785. int i;
  786. for (i = 0; i < nr; i++) {
  787. struct g2d_buf_info *buf_info = &node->buf_info;
  788. struct g2d_buf_desc *buf_desc;
  789. enum g2d_reg_type reg_type;
  790. unsigned long value;
  791. index = cmdlist->last - 2 * (i + 1);
  792. reg_offset = cmdlist->data[index] & ~0xfffff000;
  793. if (reg_offset < G2D_VALID_START || reg_offset > G2D_VALID_END)
  794. goto err;
  795. if (reg_offset % 4)
  796. goto err;
  797. switch (reg_offset) {
  798. case G2D_SRC_BASE_ADDR:
  799. case G2D_SRC_PLANE2_BASE_ADDR:
  800. case G2D_DST_BASE_ADDR:
  801. case G2D_DST_PLANE2_BASE_ADDR:
  802. case G2D_PAT_BASE_ADDR:
  803. case G2D_MSK_BASE_ADDR:
  804. if (!for_addr)
  805. goto err;
  806. reg_type = g2d_get_reg_type(reg_offset);
  807. if (reg_type == REG_TYPE_NONE)
  808. goto err;
  809. /* check userptr buffer type. */
  810. if ((cmdlist->data[index] & ~0x7fffffff) >> 31) {
  811. buf_info->types[reg_type] = BUF_TYPE_USERPTR;
  812. cmdlist->data[index] &= ~G2D_BUF_USERPTR;
  813. } else
  814. buf_info->types[reg_type] = BUF_TYPE_GEM;
  815. break;
  816. case G2D_SRC_COLOR_MODE:
  817. case G2D_DST_COLOR_MODE:
  818. if (for_addr)
  819. goto err;
  820. reg_type = g2d_get_reg_type(reg_offset);
  821. if (reg_type == REG_TYPE_NONE)
  822. goto err;
  823. buf_desc = &buf_info->descs[reg_type];
  824. value = cmdlist->data[index + 1];
  825. buf_desc->format = value & 0xf;
  826. break;
  827. case G2D_SRC_LEFT_TOP:
  828. case G2D_DST_LEFT_TOP:
  829. if (for_addr)
  830. goto err;
  831. reg_type = g2d_get_reg_type(reg_offset);
  832. if (reg_type == REG_TYPE_NONE)
  833. goto err;
  834. buf_desc = &buf_info->descs[reg_type];
  835. value = cmdlist->data[index + 1];
  836. buf_desc->left_x = value & 0x1fff;
  837. buf_desc->top_y = (value & 0x1fff0000) >> 16;
  838. break;
  839. case G2D_SRC_RIGHT_BOTTOM:
  840. case G2D_DST_RIGHT_BOTTOM:
  841. if (for_addr)
  842. goto err;
  843. reg_type = g2d_get_reg_type(reg_offset);
  844. if (reg_type == REG_TYPE_NONE)
  845. goto err;
  846. buf_desc = &buf_info->descs[reg_type];
  847. value = cmdlist->data[index + 1];
  848. buf_desc->right_x = value & 0x1fff;
  849. buf_desc->bottom_y = (value & 0x1fff0000) >> 16;
  850. break;
  851. default:
  852. if (for_addr)
  853. goto err;
  854. break;
  855. }
  856. }
  857. return 0;
  858. err:
  859. dev_err(dev, "Bad register offset: 0x%lx\n", cmdlist->data[index]);
  860. return -EINVAL;
  861. }
  862. /* ioctl functions */
  863. int exynos_g2d_get_ver_ioctl(struct drm_device *drm_dev, void *data,
  864. struct drm_file *file)
  865. {
  866. struct drm_exynos_g2d_get_ver *ver = data;
  867. ver->major = G2D_HW_MAJOR_VER;
  868. ver->minor = G2D_HW_MINOR_VER;
  869. return 0;
  870. }
  871. EXPORT_SYMBOL_GPL(exynos_g2d_get_ver_ioctl);
  872. int exynos_g2d_set_cmdlist_ioctl(struct drm_device *drm_dev, void *data,
  873. struct drm_file *file)
  874. {
  875. struct drm_exynos_file_private *file_priv = file->driver_priv;
  876. struct exynos_drm_g2d_private *g2d_priv = file_priv->g2d_priv;
  877. struct device *dev = g2d_priv->dev;
  878. struct g2d_data *g2d;
  879. struct drm_exynos_g2d_set_cmdlist *req = data;
  880. struct drm_exynos_g2d_cmd *cmd;
  881. struct drm_exynos_pending_g2d_event *e;
  882. struct g2d_cmdlist_node *node;
  883. struct g2d_cmdlist *cmdlist;
  884. unsigned long flags;
  885. int size;
  886. int ret;
  887. if (!dev)
  888. return -ENODEV;
  889. g2d = dev_get_drvdata(dev);
  890. if (!g2d)
  891. return -EFAULT;
  892. node = g2d_get_cmdlist(g2d);
  893. if (!node)
  894. return -ENOMEM;
  895. node->event = NULL;
  896. if (req->event_type != G2D_EVENT_NOT) {
  897. spin_lock_irqsave(&drm_dev->event_lock, flags);
  898. if (file->event_space < sizeof(e->event)) {
  899. spin_unlock_irqrestore(&drm_dev->event_lock, flags);
  900. ret = -ENOMEM;
  901. goto err;
  902. }
  903. file->event_space -= sizeof(e->event);
  904. spin_unlock_irqrestore(&drm_dev->event_lock, flags);
  905. e = kzalloc(sizeof(*node->event), GFP_KERNEL);
  906. if (!e) {
  907. dev_err(dev, "failed to allocate event\n");
  908. spin_lock_irqsave(&drm_dev->event_lock, flags);
  909. file->event_space += sizeof(e->event);
  910. spin_unlock_irqrestore(&drm_dev->event_lock, flags);
  911. ret = -ENOMEM;
  912. goto err;
  913. }
  914. e->event.base.type = DRM_EXYNOS_G2D_EVENT;
  915. e->event.base.length = sizeof(e->event);
  916. e->event.user_data = req->user_data;
  917. e->base.event = &e->event.base;
  918. e->base.file_priv = file;
  919. e->base.destroy = (void (*) (struct drm_pending_event *)) kfree;
  920. node->event = e;
  921. }
  922. cmdlist = node->cmdlist;
  923. cmdlist->last = 0;
  924. /*
  925. * If don't clear SFR registers, the cmdlist is affected by register
  926. * values of previous cmdlist. G2D hw executes SFR clear command and
  927. * a next command at the same time then the next command is ignored and
  928. * is executed rightly from next next command, so needs a dummy command
  929. * to next command of SFR clear command.
  930. */
  931. cmdlist->data[cmdlist->last++] = G2D_SOFT_RESET;
  932. cmdlist->data[cmdlist->last++] = G2D_SFRCLEAR;
  933. cmdlist->data[cmdlist->last++] = G2D_SRC_BASE_ADDR;
  934. cmdlist->data[cmdlist->last++] = 0;
  935. /*
  936. * 'LIST_HOLD' command should be set to the DMA_HOLD_CMD_REG
  937. * and GCF bit should be set to INTEN register if user wants
  938. * G2D interrupt event once current command list execution is
  939. * finished.
  940. * Otherwise only ACF bit should be set to INTEN register so
  941. * that one interrupt is occured after all command lists
  942. * have been completed.
  943. */
  944. if (node->event) {
  945. cmdlist->data[cmdlist->last++] = G2D_INTEN;
  946. cmdlist->data[cmdlist->last++] = G2D_INTEN_ACF | G2D_INTEN_GCF;
  947. cmdlist->data[cmdlist->last++] = G2D_DMA_HOLD_CMD;
  948. cmdlist->data[cmdlist->last++] = G2D_LIST_HOLD;
  949. } else {
  950. cmdlist->data[cmdlist->last++] = G2D_INTEN;
  951. cmdlist->data[cmdlist->last++] = G2D_INTEN_ACF;
  952. }
  953. /* Check size of cmdlist: last 2 is about G2D_BITBLT_START */
  954. size = cmdlist->last + req->cmd_nr * 2 + req->cmd_buf_nr * 2 + 2;
  955. if (size > G2D_CMDLIST_DATA_NUM) {
  956. dev_err(dev, "cmdlist size is too big\n");
  957. ret = -EINVAL;
  958. goto err_free_event;
  959. }
  960. cmd = (struct drm_exynos_g2d_cmd *)(uint32_t)req->cmd;
  961. if (copy_from_user(cmdlist->data + cmdlist->last,
  962. (void __user *)cmd,
  963. sizeof(*cmd) * req->cmd_nr)) {
  964. ret = -EFAULT;
  965. goto err_free_event;
  966. }
  967. cmdlist->last += req->cmd_nr * 2;
  968. ret = g2d_check_reg_offset(dev, node, req->cmd_nr, false);
  969. if (ret < 0)
  970. goto err_free_event;
  971. node->buf_info.map_nr = req->cmd_buf_nr;
  972. if (req->cmd_buf_nr) {
  973. struct drm_exynos_g2d_cmd *cmd_buf;
  974. cmd_buf = (struct drm_exynos_g2d_cmd *)(uint32_t)req->cmd_buf;
  975. if (copy_from_user(cmdlist->data + cmdlist->last,
  976. (void __user *)cmd_buf,
  977. sizeof(*cmd_buf) * req->cmd_buf_nr)) {
  978. ret = -EFAULT;
  979. goto err_free_event;
  980. }
  981. cmdlist->last += req->cmd_buf_nr * 2;
  982. ret = g2d_check_reg_offset(dev, node, req->cmd_buf_nr, true);
  983. if (ret < 0)
  984. goto err_free_event;
  985. ret = g2d_map_cmdlist_gem(g2d, node, drm_dev, file);
  986. if (ret < 0)
  987. goto err_unmap;
  988. }
  989. cmdlist->data[cmdlist->last++] = G2D_BITBLT_START;
  990. cmdlist->data[cmdlist->last++] = G2D_START_BITBLT;
  991. /* head */
  992. cmdlist->head = cmdlist->last / 2;
  993. /* tail */
  994. cmdlist->data[cmdlist->last] = 0;
  995. g2d_add_cmdlist_to_inuse(g2d_priv, node);
  996. return 0;
  997. err_unmap:
  998. g2d_unmap_cmdlist_gem(g2d, node, file);
  999. err_free_event:
  1000. if (node->event) {
  1001. spin_lock_irqsave(&drm_dev->event_lock, flags);
  1002. file->event_space += sizeof(e->event);
  1003. spin_unlock_irqrestore(&drm_dev->event_lock, flags);
  1004. kfree(node->event);
  1005. }
  1006. err:
  1007. g2d_put_cmdlist(g2d, node);
  1008. return ret;
  1009. }
  1010. EXPORT_SYMBOL_GPL(exynos_g2d_set_cmdlist_ioctl);
  1011. int exynos_g2d_exec_ioctl(struct drm_device *drm_dev, void *data,
  1012. struct drm_file *file)
  1013. {
  1014. struct drm_exynos_file_private *file_priv = file->driver_priv;
  1015. struct exynos_drm_g2d_private *g2d_priv = file_priv->g2d_priv;
  1016. struct device *dev = g2d_priv->dev;
  1017. struct g2d_data *g2d;
  1018. struct drm_exynos_g2d_exec *req = data;
  1019. struct g2d_runqueue_node *runqueue_node;
  1020. struct list_head *run_cmdlist;
  1021. struct list_head *event_list;
  1022. if (!dev)
  1023. return -ENODEV;
  1024. g2d = dev_get_drvdata(dev);
  1025. if (!g2d)
  1026. return -EFAULT;
  1027. runqueue_node = kmem_cache_alloc(g2d->runqueue_slab, GFP_KERNEL);
  1028. if (!runqueue_node) {
  1029. dev_err(dev, "failed to allocate memory\n");
  1030. return -ENOMEM;
  1031. }
  1032. run_cmdlist = &runqueue_node->run_cmdlist;
  1033. event_list = &runqueue_node->event_list;
  1034. INIT_LIST_HEAD(run_cmdlist);
  1035. INIT_LIST_HEAD(event_list);
  1036. init_completion(&runqueue_node->complete);
  1037. runqueue_node->async = req->async;
  1038. list_splice_init(&g2d_priv->inuse_cmdlist, run_cmdlist);
  1039. list_splice_init(&g2d_priv->event_list, event_list);
  1040. if (list_empty(run_cmdlist)) {
  1041. dev_err(dev, "there is no inuse cmdlist\n");
  1042. kmem_cache_free(g2d->runqueue_slab, runqueue_node);
  1043. return -EPERM;
  1044. }
  1045. mutex_lock(&g2d->runqueue_mutex);
  1046. runqueue_node->pid = current->pid;
  1047. runqueue_node->filp = file;
  1048. list_add_tail(&runqueue_node->list, &g2d->runqueue);
  1049. if (!g2d->runqueue_node)
  1050. g2d_exec_runqueue(g2d);
  1051. mutex_unlock(&g2d->runqueue_mutex);
  1052. if (runqueue_node->async)
  1053. goto out;
  1054. wait_for_completion(&runqueue_node->complete);
  1055. g2d_free_runqueue_node(g2d, runqueue_node);
  1056. out:
  1057. return 0;
  1058. }
  1059. EXPORT_SYMBOL_GPL(exynos_g2d_exec_ioctl);
  1060. static int g2d_subdrv_probe(struct drm_device *drm_dev, struct device *dev)
  1061. {
  1062. struct g2d_data *g2d;
  1063. int ret;
  1064. g2d = dev_get_drvdata(dev);
  1065. if (!g2d)
  1066. return -EFAULT;
  1067. /* allocate dma-aware cmdlist buffer. */
  1068. ret = g2d_init_cmdlist(g2d);
  1069. if (ret < 0) {
  1070. dev_err(dev, "cmdlist init failed\n");
  1071. return ret;
  1072. }
  1073. if (!is_drm_iommu_supported(drm_dev))
  1074. return 0;
  1075. ret = drm_iommu_attach_device(drm_dev, dev);
  1076. if (ret < 0) {
  1077. dev_err(dev, "failed to enable iommu.\n");
  1078. g2d_fini_cmdlist(g2d);
  1079. }
  1080. return ret;
  1081. }
  1082. static void g2d_subdrv_remove(struct drm_device *drm_dev, struct device *dev)
  1083. {
  1084. if (!is_drm_iommu_supported(drm_dev))
  1085. return;
  1086. drm_iommu_detach_device(drm_dev, dev);
  1087. }
  1088. static int g2d_open(struct drm_device *drm_dev, struct device *dev,
  1089. struct drm_file *file)
  1090. {
  1091. struct drm_exynos_file_private *file_priv = file->driver_priv;
  1092. struct exynos_drm_g2d_private *g2d_priv;
  1093. g2d_priv = kzalloc(sizeof(*g2d_priv), GFP_KERNEL);
  1094. if (!g2d_priv) {
  1095. dev_err(dev, "failed to allocate g2d private data\n");
  1096. return -ENOMEM;
  1097. }
  1098. g2d_priv->dev = dev;
  1099. file_priv->g2d_priv = g2d_priv;
  1100. INIT_LIST_HEAD(&g2d_priv->inuse_cmdlist);
  1101. INIT_LIST_HEAD(&g2d_priv->event_list);
  1102. INIT_LIST_HEAD(&g2d_priv->userptr_list);
  1103. return 0;
  1104. }
  1105. static void g2d_close(struct drm_device *drm_dev, struct device *dev,
  1106. struct drm_file *file)
  1107. {
  1108. struct drm_exynos_file_private *file_priv = file->driver_priv;
  1109. struct exynos_drm_g2d_private *g2d_priv = file_priv->g2d_priv;
  1110. struct g2d_data *g2d;
  1111. struct g2d_cmdlist_node *node, *n;
  1112. if (!dev)
  1113. return;
  1114. g2d = dev_get_drvdata(dev);
  1115. if (!g2d)
  1116. return;
  1117. mutex_lock(&g2d->cmdlist_mutex);
  1118. list_for_each_entry_safe(node, n, &g2d_priv->inuse_cmdlist, list) {
  1119. /*
  1120. * unmap all gem objects not completed.
  1121. *
  1122. * P.S. if current process was terminated forcely then
  1123. * there may be some commands in inuse_cmdlist so unmap
  1124. * them.
  1125. */
  1126. g2d_unmap_cmdlist_gem(g2d, node, file);
  1127. list_move_tail(&node->list, &g2d->free_cmdlist);
  1128. }
  1129. mutex_unlock(&g2d->cmdlist_mutex);
  1130. /* release all g2d_userptr in pool. */
  1131. g2d_userptr_free_all(drm_dev, g2d, file);
  1132. kfree(file_priv->g2d_priv);
  1133. }
  1134. static int g2d_probe(struct platform_device *pdev)
  1135. {
  1136. struct device *dev = &pdev->dev;
  1137. struct resource *res;
  1138. struct g2d_data *g2d;
  1139. struct exynos_drm_subdrv *subdrv;
  1140. int ret;
  1141. g2d = devm_kzalloc(dev, sizeof(*g2d), GFP_KERNEL);
  1142. if (!g2d) {
  1143. dev_err(dev, "failed to allocate driver data\n");
  1144. return -ENOMEM;
  1145. }
  1146. g2d->runqueue_slab = kmem_cache_create("g2d_runqueue_slab",
  1147. sizeof(struct g2d_runqueue_node), 0, 0, NULL);
  1148. if (!g2d->runqueue_slab)
  1149. return -ENOMEM;
  1150. g2d->dev = dev;
  1151. g2d->g2d_workq = create_singlethread_workqueue("g2d");
  1152. if (!g2d->g2d_workq) {
  1153. dev_err(dev, "failed to create workqueue\n");
  1154. ret = -EINVAL;
  1155. goto err_destroy_slab;
  1156. }
  1157. INIT_WORK(&g2d->runqueue_work, g2d_runqueue_worker);
  1158. INIT_LIST_HEAD(&g2d->free_cmdlist);
  1159. INIT_LIST_HEAD(&g2d->runqueue);
  1160. mutex_init(&g2d->cmdlist_mutex);
  1161. mutex_init(&g2d->runqueue_mutex);
  1162. g2d->gate_clk = devm_clk_get(dev, "fimg2d");
  1163. if (IS_ERR(g2d->gate_clk)) {
  1164. dev_err(dev, "failed to get gate clock\n");
  1165. ret = PTR_ERR(g2d->gate_clk);
  1166. goto err_destroy_workqueue;
  1167. }
  1168. pm_runtime_enable(dev);
  1169. res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
  1170. g2d->regs = devm_ioremap_resource(dev, res);
  1171. if (IS_ERR(g2d->regs)) {
  1172. ret = PTR_ERR(g2d->regs);
  1173. goto err_put_clk;
  1174. }
  1175. g2d->irq = platform_get_irq(pdev, 0);
  1176. if (g2d->irq < 0) {
  1177. dev_err(dev, "failed to get irq\n");
  1178. ret = g2d->irq;
  1179. goto err_put_clk;
  1180. }
  1181. ret = devm_request_irq(dev, g2d->irq, g2d_irq_handler, 0,
  1182. "drm_g2d", g2d);
  1183. if (ret < 0) {
  1184. dev_err(dev, "irq request failed\n");
  1185. goto err_put_clk;
  1186. }
  1187. g2d->max_pool = MAX_POOL;
  1188. platform_set_drvdata(pdev, g2d);
  1189. subdrv = &g2d->subdrv;
  1190. subdrv->dev = dev;
  1191. subdrv->probe = g2d_subdrv_probe;
  1192. subdrv->remove = g2d_subdrv_remove;
  1193. subdrv->open = g2d_open;
  1194. subdrv->close = g2d_close;
  1195. ret = exynos_drm_subdrv_register(subdrv);
  1196. if (ret < 0) {
  1197. dev_err(dev, "failed to register drm g2d device\n");
  1198. goto err_put_clk;
  1199. }
  1200. dev_info(dev, "The exynos g2d(ver %d.%d) successfully probed\n",
  1201. G2D_HW_MAJOR_VER, G2D_HW_MINOR_VER);
  1202. return 0;
  1203. err_put_clk:
  1204. pm_runtime_disable(dev);
  1205. err_destroy_workqueue:
  1206. destroy_workqueue(g2d->g2d_workq);
  1207. err_destroy_slab:
  1208. kmem_cache_destroy(g2d->runqueue_slab);
  1209. return ret;
  1210. }
  1211. static int g2d_remove(struct platform_device *pdev)
  1212. {
  1213. struct g2d_data *g2d = platform_get_drvdata(pdev);
  1214. cancel_work_sync(&g2d->runqueue_work);
  1215. exynos_drm_subdrv_unregister(&g2d->subdrv);
  1216. while (g2d->runqueue_node) {
  1217. g2d_free_runqueue_node(g2d, g2d->runqueue_node);
  1218. g2d->runqueue_node = g2d_get_runqueue_node(g2d);
  1219. }
  1220. pm_runtime_disable(&pdev->dev);
  1221. g2d_fini_cmdlist(g2d);
  1222. destroy_workqueue(g2d->g2d_workq);
  1223. kmem_cache_destroy(g2d->runqueue_slab);
  1224. return 0;
  1225. }
  1226. #ifdef CONFIG_PM_SLEEP
  1227. static int g2d_suspend(struct device *dev)
  1228. {
  1229. struct g2d_data *g2d = dev_get_drvdata(dev);
  1230. mutex_lock(&g2d->runqueue_mutex);
  1231. g2d->suspended = true;
  1232. mutex_unlock(&g2d->runqueue_mutex);
  1233. while (g2d->runqueue_node)
  1234. /* FIXME: good range? */
  1235. usleep_range(500, 1000);
  1236. flush_work(&g2d->runqueue_work);
  1237. return 0;
  1238. }
  1239. static int g2d_resume(struct device *dev)
  1240. {
  1241. struct g2d_data *g2d = dev_get_drvdata(dev);
  1242. g2d->suspended = false;
  1243. g2d_exec_runqueue(g2d);
  1244. return 0;
  1245. }
  1246. #endif
  1247. static SIMPLE_DEV_PM_OPS(g2d_pm_ops, g2d_suspend, g2d_resume);
  1248. #ifdef CONFIG_OF
  1249. static const struct of_device_id exynos_g2d_match[] = {
  1250. { .compatible = "samsung,exynos5250-g2d" },
  1251. {},
  1252. };
  1253. #endif
  1254. struct platform_driver g2d_driver = {
  1255. .probe = g2d_probe,
  1256. .remove = g2d_remove,
  1257. .driver = {
  1258. .name = "s5p-g2d",
  1259. .owner = THIS_MODULE,
  1260. .pm = &g2d_pm_ops,
  1261. .of_match_table = of_match_ptr(exynos_g2d_match),
  1262. },
  1263. };