be_main.c 50 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003
  1. /*
  2. * Copyright (C) 2005 - 2009 ServerEngines
  3. * All rights reserved.
  4. *
  5. * This program is free software; you can redistribute it and/or
  6. * modify it under the terms of the GNU General Public License version 2
  7. * as published by the Free Software Foundation. The full GNU General
  8. * Public License is included in this distribution in the file called COPYING.
  9. *
  10. * Contact Information:
  11. * linux-drivers@serverengines.com
  12. *
  13. * ServerEngines
  14. * 209 N. Fair Oaks Ave
  15. * Sunnyvale, CA 94085
  16. */
  17. #include "be.h"
  18. #include "be_cmds.h"
  19. #include <asm/div64.h>
  20. MODULE_VERSION(DRV_VER);
  21. MODULE_DEVICE_TABLE(pci, be_dev_ids);
  22. MODULE_DESCRIPTION(DRV_DESC " " DRV_VER);
  23. MODULE_AUTHOR("ServerEngines Corporation");
  24. MODULE_LICENSE("GPL");
  25. static unsigned int rx_frag_size = 2048;
  26. module_param(rx_frag_size, uint, S_IRUGO);
  27. MODULE_PARM_DESC(rx_frag_size, "Size of a fragment that holds rcvd data.");
  28. static DEFINE_PCI_DEVICE_TABLE(be_dev_ids) = {
  29. { PCI_DEVICE(BE_VENDOR_ID, BE_DEVICE_ID1) },
  30. { PCI_DEVICE(BE_VENDOR_ID, OC_DEVICE_ID1) },
  31. { PCI_DEVICE(BE_VENDOR_ID, OC_DEVICE_ID2) },
  32. { 0 }
  33. };
  34. MODULE_DEVICE_TABLE(pci, be_dev_ids);
  35. static void be_queue_free(struct be_adapter *adapter, struct be_queue_info *q)
  36. {
  37. struct be_dma_mem *mem = &q->dma_mem;
  38. if (mem->va)
  39. pci_free_consistent(adapter->pdev, mem->size,
  40. mem->va, mem->dma);
  41. }
  42. static int be_queue_alloc(struct be_adapter *adapter, struct be_queue_info *q,
  43. u16 len, u16 entry_size)
  44. {
  45. struct be_dma_mem *mem = &q->dma_mem;
  46. memset(q, 0, sizeof(*q));
  47. q->len = len;
  48. q->entry_size = entry_size;
  49. mem->size = len * entry_size;
  50. mem->va = pci_alloc_consistent(adapter->pdev, mem->size, &mem->dma);
  51. if (!mem->va)
  52. return -1;
  53. memset(mem->va, 0, mem->size);
  54. return 0;
  55. }
  56. static void be_intr_set(struct be_adapter *adapter, bool enable)
  57. {
  58. u8 __iomem *addr = adapter->pcicfg + PCICFG_MEMBAR_CTRL_INT_CTRL_OFFSET;
  59. u32 reg = ioread32(addr);
  60. u32 enabled = reg & MEMBAR_CTRL_INT_CTRL_HOSTINTR_MASK;
  61. if (!enabled && enable) {
  62. reg |= MEMBAR_CTRL_INT_CTRL_HOSTINTR_MASK;
  63. } else if (enabled && !enable) {
  64. reg &= ~MEMBAR_CTRL_INT_CTRL_HOSTINTR_MASK;
  65. } else {
  66. printk(KERN_WARNING DRV_NAME
  67. ": bad value in membar_int_ctrl reg=0x%x\n", reg);
  68. return;
  69. }
  70. iowrite32(reg, addr);
  71. }
  72. static void be_rxq_notify(struct be_adapter *adapter, u16 qid, u16 posted)
  73. {
  74. u32 val = 0;
  75. val |= qid & DB_RQ_RING_ID_MASK;
  76. val |= posted << DB_RQ_NUM_POSTED_SHIFT;
  77. iowrite32(val, adapter->db + DB_RQ_OFFSET);
  78. }
  79. static void be_txq_notify(struct be_adapter *adapter, u16 qid, u16 posted)
  80. {
  81. u32 val = 0;
  82. val |= qid & DB_TXULP_RING_ID_MASK;
  83. val |= (posted & DB_TXULP_NUM_POSTED_MASK) << DB_TXULP_NUM_POSTED_SHIFT;
  84. iowrite32(val, adapter->db + DB_TXULP1_OFFSET);
  85. }
  86. static void be_eq_notify(struct be_adapter *adapter, u16 qid,
  87. bool arm, bool clear_int, u16 num_popped)
  88. {
  89. u32 val = 0;
  90. val |= qid & DB_EQ_RING_ID_MASK;
  91. if (arm)
  92. val |= 1 << DB_EQ_REARM_SHIFT;
  93. if (clear_int)
  94. val |= 1 << DB_EQ_CLR_SHIFT;
  95. val |= 1 << DB_EQ_EVNT_SHIFT;
  96. val |= num_popped << DB_EQ_NUM_POPPED_SHIFT;
  97. iowrite32(val, adapter->db + DB_EQ_OFFSET);
  98. }
  99. void be_cq_notify(struct be_adapter *adapter, u16 qid, bool arm, u16 num_popped)
  100. {
  101. u32 val = 0;
  102. val |= qid & DB_CQ_RING_ID_MASK;
  103. if (arm)
  104. val |= 1 << DB_CQ_REARM_SHIFT;
  105. val |= num_popped << DB_CQ_NUM_POPPED_SHIFT;
  106. iowrite32(val, adapter->db + DB_CQ_OFFSET);
  107. }
  108. static int be_mac_addr_set(struct net_device *netdev, void *p)
  109. {
  110. struct be_adapter *adapter = netdev_priv(netdev);
  111. struct sockaddr *addr = p;
  112. int status = 0;
  113. if (netif_running(netdev)) {
  114. status = be_cmd_pmac_del(adapter, adapter->if_handle,
  115. adapter->pmac_id);
  116. if (status)
  117. return status;
  118. status = be_cmd_pmac_add(adapter, (u8 *)addr->sa_data,
  119. adapter->if_handle, &adapter->pmac_id);
  120. }
  121. if (!status)
  122. memcpy(netdev->dev_addr, addr->sa_data, netdev->addr_len);
  123. return status;
  124. }
  125. static void netdev_stats_update(struct be_adapter *adapter)
  126. {
  127. struct be_hw_stats *hw_stats = hw_stats_from_cmd(adapter->stats.cmd.va);
  128. struct be_rxf_stats *rxf_stats = &hw_stats->rxf;
  129. struct be_port_rxf_stats *port_stats =
  130. &rxf_stats->port[adapter->port_num];
  131. struct net_device_stats *dev_stats = &adapter->stats.net_stats;
  132. struct be_erx_stats *erx_stats = &hw_stats->erx;
  133. dev_stats->rx_packets = port_stats->rx_total_frames;
  134. dev_stats->tx_packets = port_stats->tx_unicastframes +
  135. port_stats->tx_multicastframes + port_stats->tx_broadcastframes;
  136. dev_stats->rx_bytes = (u64) port_stats->rx_bytes_msd << 32 |
  137. (u64) port_stats->rx_bytes_lsd;
  138. dev_stats->tx_bytes = (u64) port_stats->tx_bytes_msd << 32 |
  139. (u64) port_stats->tx_bytes_lsd;
  140. /* bad pkts received */
  141. dev_stats->rx_errors = port_stats->rx_crc_errors +
  142. port_stats->rx_alignment_symbol_errors +
  143. port_stats->rx_in_range_errors +
  144. port_stats->rx_out_range_errors +
  145. port_stats->rx_frame_too_long +
  146. port_stats->rx_dropped_too_small +
  147. port_stats->rx_dropped_too_short +
  148. port_stats->rx_dropped_header_too_small +
  149. port_stats->rx_dropped_tcp_length +
  150. port_stats->rx_dropped_runt +
  151. port_stats->rx_tcp_checksum_errs +
  152. port_stats->rx_ip_checksum_errs +
  153. port_stats->rx_udp_checksum_errs;
  154. /* no space in linux buffers: best possible approximation */
  155. dev_stats->rx_dropped = erx_stats->rx_drops_no_fragments[0];
  156. /* detailed rx errors */
  157. dev_stats->rx_length_errors = port_stats->rx_in_range_errors +
  158. port_stats->rx_out_range_errors +
  159. port_stats->rx_frame_too_long;
  160. /* receive ring buffer overflow */
  161. dev_stats->rx_over_errors = 0;
  162. dev_stats->rx_crc_errors = port_stats->rx_crc_errors;
  163. /* frame alignment errors */
  164. dev_stats->rx_frame_errors = port_stats->rx_alignment_symbol_errors;
  165. /* receiver fifo overrun */
  166. /* drops_no_pbuf is no per i/f, it's per BE card */
  167. dev_stats->rx_fifo_errors = port_stats->rx_fifo_overflow +
  168. port_stats->rx_input_fifo_overflow +
  169. rxf_stats->rx_drops_no_pbuf;
  170. /* receiver missed packetd */
  171. dev_stats->rx_missed_errors = 0;
  172. /* packet transmit problems */
  173. dev_stats->tx_errors = 0;
  174. /* no space available in linux */
  175. dev_stats->tx_dropped = 0;
  176. dev_stats->multicast = port_stats->tx_multicastframes;
  177. dev_stats->collisions = 0;
  178. /* detailed tx_errors */
  179. dev_stats->tx_aborted_errors = 0;
  180. dev_stats->tx_carrier_errors = 0;
  181. dev_stats->tx_fifo_errors = 0;
  182. dev_stats->tx_heartbeat_errors = 0;
  183. dev_stats->tx_window_errors = 0;
  184. }
  185. void be_link_status_update(struct be_adapter *adapter, bool link_up)
  186. {
  187. struct net_device *netdev = adapter->netdev;
  188. /* If link came up or went down */
  189. if (adapter->link_up != link_up) {
  190. if (link_up) {
  191. netif_start_queue(netdev);
  192. netif_carrier_on(netdev);
  193. printk(KERN_INFO "%s: Link up\n", netdev->name);
  194. } else {
  195. netif_stop_queue(netdev);
  196. netif_carrier_off(netdev);
  197. printk(KERN_INFO "%s: Link down\n", netdev->name);
  198. }
  199. adapter->link_up = link_up;
  200. }
  201. }
  202. /* Update the EQ delay n BE based on the RX frags consumed / sec */
  203. static void be_rx_eqd_update(struct be_adapter *adapter)
  204. {
  205. struct be_eq_obj *rx_eq = &adapter->rx_eq;
  206. struct be_drvr_stats *stats = &adapter->stats.drvr_stats;
  207. ulong now = jiffies;
  208. u32 eqd;
  209. if (!rx_eq->enable_aic)
  210. return;
  211. /* Wrapped around */
  212. if (time_before(now, stats->rx_fps_jiffies)) {
  213. stats->rx_fps_jiffies = now;
  214. return;
  215. }
  216. /* Update once a second */
  217. if ((now - stats->rx_fps_jiffies) < HZ)
  218. return;
  219. stats->be_rx_fps = (stats->be_rx_frags - stats->be_prev_rx_frags) /
  220. ((now - stats->rx_fps_jiffies) / HZ);
  221. stats->rx_fps_jiffies = now;
  222. stats->be_prev_rx_frags = stats->be_rx_frags;
  223. eqd = stats->be_rx_fps / 110000;
  224. eqd = eqd << 3;
  225. if (eqd > rx_eq->max_eqd)
  226. eqd = rx_eq->max_eqd;
  227. if (eqd < rx_eq->min_eqd)
  228. eqd = rx_eq->min_eqd;
  229. if (eqd < 10)
  230. eqd = 0;
  231. if (eqd != rx_eq->cur_eqd)
  232. be_cmd_modify_eqd(adapter, rx_eq->q.id, eqd);
  233. rx_eq->cur_eqd = eqd;
  234. }
  235. static struct net_device_stats *be_get_stats(struct net_device *dev)
  236. {
  237. struct be_adapter *adapter = netdev_priv(dev);
  238. return &adapter->stats.net_stats;
  239. }
  240. static u32 be_calc_rate(u64 bytes, unsigned long ticks)
  241. {
  242. u64 rate = bytes;
  243. do_div(rate, ticks / HZ);
  244. rate <<= 3; /* bytes/sec -> bits/sec */
  245. do_div(rate, 1000000ul); /* MB/Sec */
  246. return rate;
  247. }
  248. static void be_tx_rate_update(struct be_adapter *adapter)
  249. {
  250. struct be_drvr_stats *stats = drvr_stats(adapter);
  251. ulong now = jiffies;
  252. /* Wrapped around? */
  253. if (time_before(now, stats->be_tx_jiffies)) {
  254. stats->be_tx_jiffies = now;
  255. return;
  256. }
  257. /* Update tx rate once in two seconds */
  258. if ((now - stats->be_tx_jiffies) > 2 * HZ) {
  259. stats->be_tx_rate = be_calc_rate(stats->be_tx_bytes
  260. - stats->be_tx_bytes_prev,
  261. now - stats->be_tx_jiffies);
  262. stats->be_tx_jiffies = now;
  263. stats->be_tx_bytes_prev = stats->be_tx_bytes;
  264. }
  265. }
  266. static void be_tx_stats_update(struct be_adapter *adapter,
  267. u32 wrb_cnt, u32 copied, bool stopped)
  268. {
  269. struct be_drvr_stats *stats = drvr_stats(adapter);
  270. stats->be_tx_reqs++;
  271. stats->be_tx_wrbs += wrb_cnt;
  272. stats->be_tx_bytes += copied;
  273. if (stopped)
  274. stats->be_tx_stops++;
  275. }
  276. /* Determine number of WRB entries needed to xmit data in an skb */
  277. static u32 wrb_cnt_for_skb(struct sk_buff *skb, bool *dummy)
  278. {
  279. int cnt = (skb->len > skb->data_len);
  280. cnt += skb_shinfo(skb)->nr_frags;
  281. /* to account for hdr wrb */
  282. cnt++;
  283. if (cnt & 1) {
  284. /* add a dummy to make it an even num */
  285. cnt++;
  286. *dummy = true;
  287. } else
  288. *dummy = false;
  289. BUG_ON(cnt > BE_MAX_TX_FRAG_COUNT);
  290. return cnt;
  291. }
  292. static inline void wrb_fill(struct be_eth_wrb *wrb, u64 addr, int len)
  293. {
  294. wrb->frag_pa_hi = upper_32_bits(addr);
  295. wrb->frag_pa_lo = addr & 0xFFFFFFFF;
  296. wrb->frag_len = len & ETH_WRB_FRAG_LEN_MASK;
  297. }
  298. static void wrb_fill_hdr(struct be_eth_hdr_wrb *hdr, struct sk_buff *skb,
  299. bool vlan, u32 wrb_cnt, u32 len)
  300. {
  301. memset(hdr, 0, sizeof(*hdr));
  302. AMAP_SET_BITS(struct amap_eth_hdr_wrb, crc, hdr, 1);
  303. if (skb_shinfo(skb)->gso_segs > 1 && skb_shinfo(skb)->gso_size) {
  304. AMAP_SET_BITS(struct amap_eth_hdr_wrb, lso, hdr, 1);
  305. AMAP_SET_BITS(struct amap_eth_hdr_wrb, lso_mss,
  306. hdr, skb_shinfo(skb)->gso_size);
  307. } else if (skb->ip_summed == CHECKSUM_PARTIAL) {
  308. if (is_tcp_pkt(skb))
  309. AMAP_SET_BITS(struct amap_eth_hdr_wrb, tcpcs, hdr, 1);
  310. else if (is_udp_pkt(skb))
  311. AMAP_SET_BITS(struct amap_eth_hdr_wrb, udpcs, hdr, 1);
  312. }
  313. if (vlan && vlan_tx_tag_present(skb)) {
  314. AMAP_SET_BITS(struct amap_eth_hdr_wrb, vlan, hdr, 1);
  315. AMAP_SET_BITS(struct amap_eth_hdr_wrb, vlan_tag,
  316. hdr, vlan_tx_tag_get(skb));
  317. }
  318. AMAP_SET_BITS(struct amap_eth_hdr_wrb, event, hdr, 1);
  319. AMAP_SET_BITS(struct amap_eth_hdr_wrb, complete, hdr, 1);
  320. AMAP_SET_BITS(struct amap_eth_hdr_wrb, num_wrb, hdr, wrb_cnt);
  321. AMAP_SET_BITS(struct amap_eth_hdr_wrb, len, hdr, len);
  322. }
  323. static int make_tx_wrbs(struct be_adapter *adapter,
  324. struct sk_buff *skb, u32 wrb_cnt, bool dummy_wrb)
  325. {
  326. u64 busaddr;
  327. u32 i, copied = 0;
  328. struct pci_dev *pdev = adapter->pdev;
  329. struct sk_buff *first_skb = skb;
  330. struct be_queue_info *txq = &adapter->tx_obj.q;
  331. struct be_eth_wrb *wrb;
  332. struct be_eth_hdr_wrb *hdr;
  333. atomic_add(wrb_cnt, &txq->used);
  334. hdr = queue_head_node(txq);
  335. queue_head_inc(txq);
  336. if (skb->len > skb->data_len) {
  337. int len = skb->len - skb->data_len;
  338. busaddr = pci_map_single(pdev, skb->data, len,
  339. PCI_DMA_TODEVICE);
  340. wrb = queue_head_node(txq);
  341. wrb_fill(wrb, busaddr, len);
  342. be_dws_cpu_to_le(wrb, sizeof(*wrb));
  343. queue_head_inc(txq);
  344. copied += len;
  345. }
  346. for (i = 0; i < skb_shinfo(skb)->nr_frags; i++) {
  347. struct skb_frag_struct *frag =
  348. &skb_shinfo(skb)->frags[i];
  349. busaddr = pci_map_page(pdev, frag->page,
  350. frag->page_offset,
  351. frag->size, PCI_DMA_TODEVICE);
  352. wrb = queue_head_node(txq);
  353. wrb_fill(wrb, busaddr, frag->size);
  354. be_dws_cpu_to_le(wrb, sizeof(*wrb));
  355. queue_head_inc(txq);
  356. copied += frag->size;
  357. }
  358. if (dummy_wrb) {
  359. wrb = queue_head_node(txq);
  360. wrb_fill(wrb, 0, 0);
  361. be_dws_cpu_to_le(wrb, sizeof(*wrb));
  362. queue_head_inc(txq);
  363. }
  364. wrb_fill_hdr(hdr, first_skb, adapter->vlan_grp ? true : false,
  365. wrb_cnt, copied);
  366. be_dws_cpu_to_le(hdr, sizeof(*hdr));
  367. return copied;
  368. }
  369. static int be_xmit(struct sk_buff *skb, struct net_device *netdev)
  370. {
  371. struct be_adapter *adapter = netdev_priv(netdev);
  372. struct be_tx_obj *tx_obj = &adapter->tx_obj;
  373. struct be_queue_info *txq = &tx_obj->q;
  374. u32 wrb_cnt = 0, copied = 0;
  375. u32 start = txq->head;
  376. bool dummy_wrb, stopped = false;
  377. wrb_cnt = wrb_cnt_for_skb(skb, &dummy_wrb);
  378. copied = make_tx_wrbs(adapter, skb, wrb_cnt, dummy_wrb);
  379. /* record the sent skb in the sent_skb table */
  380. BUG_ON(tx_obj->sent_skb_list[start]);
  381. tx_obj->sent_skb_list[start] = skb;
  382. /* Ensure that txq has space for the next skb; Else stop the queue
  383. * *BEFORE* ringing the tx doorbell, so that we serialze the
  384. * tx compls of the current transmit which'll wake up the queue
  385. */
  386. if ((BE_MAX_TX_FRAG_COUNT + atomic_read(&txq->used)) >= txq->len) {
  387. netif_stop_queue(netdev);
  388. stopped = true;
  389. }
  390. be_txq_notify(adapter, txq->id, wrb_cnt);
  391. be_tx_stats_update(adapter, wrb_cnt, copied, stopped);
  392. return NETDEV_TX_OK;
  393. }
  394. static int be_change_mtu(struct net_device *netdev, int new_mtu)
  395. {
  396. struct be_adapter *adapter = netdev_priv(netdev);
  397. if (new_mtu < BE_MIN_MTU ||
  398. new_mtu > BE_MAX_JUMBO_FRAME_SIZE) {
  399. dev_info(&adapter->pdev->dev,
  400. "MTU must be between %d and %d bytes\n",
  401. BE_MIN_MTU, BE_MAX_JUMBO_FRAME_SIZE);
  402. return -EINVAL;
  403. }
  404. dev_info(&adapter->pdev->dev, "MTU changed from %d to %d bytes\n",
  405. netdev->mtu, new_mtu);
  406. netdev->mtu = new_mtu;
  407. return 0;
  408. }
  409. /*
  410. * if there are BE_NUM_VLANS_SUPPORTED or lesser number of VLANS configured,
  411. * program them in BE. If more than BE_NUM_VLANS_SUPPORTED are configured,
  412. * set the BE in promiscuous VLAN mode.
  413. */
  414. static void be_vid_config(struct net_device *netdev)
  415. {
  416. struct be_adapter *adapter = netdev_priv(netdev);
  417. u16 vtag[BE_NUM_VLANS_SUPPORTED];
  418. u16 ntags = 0, i;
  419. if (adapter->num_vlans <= BE_NUM_VLANS_SUPPORTED) {
  420. /* Construct VLAN Table to give to HW */
  421. for (i = 0; i < VLAN_GROUP_ARRAY_LEN; i++) {
  422. if (adapter->vlan_tag[i]) {
  423. vtag[ntags] = cpu_to_le16(i);
  424. ntags++;
  425. }
  426. }
  427. be_cmd_vlan_config(adapter, adapter->if_handle,
  428. vtag, ntags, 1, 0);
  429. } else {
  430. be_cmd_vlan_config(adapter, adapter->if_handle,
  431. NULL, 0, 1, 1);
  432. }
  433. }
  434. static void be_vlan_register(struct net_device *netdev, struct vlan_group *grp)
  435. {
  436. struct be_adapter *adapter = netdev_priv(netdev);
  437. struct be_eq_obj *rx_eq = &adapter->rx_eq;
  438. struct be_eq_obj *tx_eq = &adapter->tx_eq;
  439. be_eq_notify(adapter, rx_eq->q.id, false, false, 0);
  440. be_eq_notify(adapter, tx_eq->q.id, false, false, 0);
  441. adapter->vlan_grp = grp;
  442. be_eq_notify(adapter, rx_eq->q.id, true, false, 0);
  443. be_eq_notify(adapter, tx_eq->q.id, true, false, 0);
  444. }
  445. static void be_vlan_add_vid(struct net_device *netdev, u16 vid)
  446. {
  447. struct be_adapter *adapter = netdev_priv(netdev);
  448. adapter->num_vlans++;
  449. adapter->vlan_tag[vid] = 1;
  450. be_vid_config(netdev);
  451. }
  452. static void be_vlan_rem_vid(struct net_device *netdev, u16 vid)
  453. {
  454. struct be_adapter *adapter = netdev_priv(netdev);
  455. adapter->num_vlans--;
  456. adapter->vlan_tag[vid] = 0;
  457. vlan_group_set_device(adapter->vlan_grp, vid, NULL);
  458. be_vid_config(netdev);
  459. }
  460. static void be_set_multicast_list(struct net_device *netdev)
  461. {
  462. struct be_adapter *adapter = netdev_priv(netdev);
  463. if (netdev->flags & IFF_PROMISC) {
  464. be_cmd_promiscuous_config(adapter, adapter->port_num, 1);
  465. adapter->promiscuous = true;
  466. goto done;
  467. }
  468. /* BE was previously in promiscous mode; disable it */
  469. if (adapter->promiscuous) {
  470. adapter->promiscuous = false;
  471. be_cmd_promiscuous_config(adapter, adapter->port_num, 0);
  472. }
  473. if (netdev->flags & IFF_ALLMULTI) {
  474. be_cmd_multicast_set(adapter, adapter->if_handle, NULL, 0);
  475. goto done;
  476. }
  477. be_cmd_multicast_set(adapter, adapter->if_handle, netdev->mc_list,
  478. netdev->mc_count);
  479. done:
  480. return;
  481. }
  482. static void be_rx_rate_update(struct be_adapter *adapter)
  483. {
  484. struct be_drvr_stats *stats = drvr_stats(adapter);
  485. ulong now = jiffies;
  486. /* Wrapped around */
  487. if (time_before(now, stats->be_rx_jiffies)) {
  488. stats->be_rx_jiffies = now;
  489. return;
  490. }
  491. /* Update the rate once in two seconds */
  492. if ((now - stats->be_rx_jiffies) < 2 * HZ)
  493. return;
  494. stats->be_rx_rate = be_calc_rate(stats->be_rx_bytes
  495. - stats->be_rx_bytes_prev,
  496. now - stats->be_rx_jiffies);
  497. stats->be_rx_jiffies = now;
  498. stats->be_rx_bytes_prev = stats->be_rx_bytes;
  499. }
  500. static void be_rx_stats_update(struct be_adapter *adapter,
  501. u32 pktsize, u16 numfrags)
  502. {
  503. struct be_drvr_stats *stats = drvr_stats(adapter);
  504. stats->be_rx_compl++;
  505. stats->be_rx_frags += numfrags;
  506. stats->be_rx_bytes += pktsize;
  507. }
  508. static inline bool do_pkt_csum(struct be_eth_rx_compl *rxcp, bool cso)
  509. {
  510. u8 l4_cksm, ip_version, ipcksm, tcpf = 0, udpf = 0, ipv6_chk;
  511. l4_cksm = AMAP_GET_BITS(struct amap_eth_rx_compl, l4_cksm, rxcp);
  512. ipcksm = AMAP_GET_BITS(struct amap_eth_rx_compl, ipcksm, rxcp);
  513. ip_version = AMAP_GET_BITS(struct amap_eth_rx_compl, ip_version, rxcp);
  514. if (ip_version) {
  515. tcpf = AMAP_GET_BITS(struct amap_eth_rx_compl, tcpf, rxcp);
  516. udpf = AMAP_GET_BITS(struct amap_eth_rx_compl, udpf, rxcp);
  517. }
  518. ipv6_chk = (ip_version && (tcpf || udpf));
  519. return ((l4_cksm && ipv6_chk && ipcksm) && cso) ? false : true;
  520. }
  521. static struct be_rx_page_info *
  522. get_rx_page_info(struct be_adapter *adapter, u16 frag_idx)
  523. {
  524. struct be_rx_page_info *rx_page_info;
  525. struct be_queue_info *rxq = &adapter->rx_obj.q;
  526. rx_page_info = &adapter->rx_obj.page_info_tbl[frag_idx];
  527. BUG_ON(!rx_page_info->page);
  528. if (rx_page_info->last_page_user)
  529. pci_unmap_page(adapter->pdev, pci_unmap_addr(rx_page_info, bus),
  530. adapter->big_page_size, PCI_DMA_FROMDEVICE);
  531. atomic_dec(&rxq->used);
  532. return rx_page_info;
  533. }
  534. /* Throwaway the data in the Rx completion */
  535. static void be_rx_compl_discard(struct be_adapter *adapter,
  536. struct be_eth_rx_compl *rxcp)
  537. {
  538. struct be_queue_info *rxq = &adapter->rx_obj.q;
  539. struct be_rx_page_info *page_info;
  540. u16 rxq_idx, i, num_rcvd;
  541. rxq_idx = AMAP_GET_BITS(struct amap_eth_rx_compl, fragndx, rxcp);
  542. num_rcvd = AMAP_GET_BITS(struct amap_eth_rx_compl, numfrags, rxcp);
  543. for (i = 0; i < num_rcvd; i++) {
  544. page_info = get_rx_page_info(adapter, rxq_idx);
  545. put_page(page_info->page);
  546. memset(page_info, 0, sizeof(*page_info));
  547. index_inc(&rxq_idx, rxq->len);
  548. }
  549. }
  550. /*
  551. * skb_fill_rx_data forms a complete skb for an ether frame
  552. * indicated by rxcp.
  553. */
  554. static void skb_fill_rx_data(struct be_adapter *adapter,
  555. struct sk_buff *skb, struct be_eth_rx_compl *rxcp)
  556. {
  557. struct be_queue_info *rxq = &adapter->rx_obj.q;
  558. struct be_rx_page_info *page_info;
  559. u16 rxq_idx, i, num_rcvd, j;
  560. u32 pktsize, hdr_len, curr_frag_len, size;
  561. u8 *start;
  562. rxq_idx = AMAP_GET_BITS(struct amap_eth_rx_compl, fragndx, rxcp);
  563. pktsize = AMAP_GET_BITS(struct amap_eth_rx_compl, pktsize, rxcp);
  564. num_rcvd = AMAP_GET_BITS(struct amap_eth_rx_compl, numfrags, rxcp);
  565. page_info = get_rx_page_info(adapter, rxq_idx);
  566. start = page_address(page_info->page) + page_info->page_offset;
  567. prefetch(start);
  568. /* Copy data in the first descriptor of this completion */
  569. curr_frag_len = min(pktsize, rx_frag_size);
  570. /* Copy the header portion into skb_data */
  571. hdr_len = min((u32)BE_HDR_LEN, curr_frag_len);
  572. memcpy(skb->data, start, hdr_len);
  573. skb->len = curr_frag_len;
  574. if (curr_frag_len <= BE_HDR_LEN) { /* tiny packet */
  575. /* Complete packet has now been moved to data */
  576. put_page(page_info->page);
  577. skb->data_len = 0;
  578. skb->tail += curr_frag_len;
  579. } else {
  580. skb_shinfo(skb)->nr_frags = 1;
  581. skb_shinfo(skb)->frags[0].page = page_info->page;
  582. skb_shinfo(skb)->frags[0].page_offset =
  583. page_info->page_offset + hdr_len;
  584. skb_shinfo(skb)->frags[0].size = curr_frag_len - hdr_len;
  585. skb->data_len = curr_frag_len - hdr_len;
  586. skb->tail += hdr_len;
  587. }
  588. memset(page_info, 0, sizeof(*page_info));
  589. if (pktsize <= rx_frag_size) {
  590. BUG_ON(num_rcvd != 1);
  591. goto done;
  592. }
  593. /* More frags present for this completion */
  594. size = pktsize;
  595. for (i = 1, j = 0; i < num_rcvd; i++) {
  596. size -= curr_frag_len;
  597. index_inc(&rxq_idx, rxq->len);
  598. page_info = get_rx_page_info(adapter, rxq_idx);
  599. curr_frag_len = min(size, rx_frag_size);
  600. /* Coalesce all frags from the same physical page in one slot */
  601. if (page_info->page_offset == 0) {
  602. /* Fresh page */
  603. j++;
  604. skb_shinfo(skb)->frags[j].page = page_info->page;
  605. skb_shinfo(skb)->frags[j].page_offset =
  606. page_info->page_offset;
  607. skb_shinfo(skb)->frags[j].size = 0;
  608. skb_shinfo(skb)->nr_frags++;
  609. } else {
  610. put_page(page_info->page);
  611. }
  612. skb_shinfo(skb)->frags[j].size += curr_frag_len;
  613. skb->len += curr_frag_len;
  614. skb->data_len += curr_frag_len;
  615. memset(page_info, 0, sizeof(*page_info));
  616. }
  617. BUG_ON(j > MAX_SKB_FRAGS);
  618. done:
  619. be_rx_stats_update(adapter, pktsize, num_rcvd);
  620. return;
  621. }
  622. /* Process the RX completion indicated by rxcp when GRO is disabled */
  623. static void be_rx_compl_process(struct be_adapter *adapter,
  624. struct be_eth_rx_compl *rxcp)
  625. {
  626. struct sk_buff *skb;
  627. u32 vtp, vid;
  628. vtp = AMAP_GET_BITS(struct amap_eth_rx_compl, vtp, rxcp);
  629. skb = netdev_alloc_skb(adapter->netdev, BE_HDR_LEN + NET_IP_ALIGN);
  630. if (!skb) {
  631. if (net_ratelimit())
  632. dev_warn(&adapter->pdev->dev, "skb alloc failed\n");
  633. be_rx_compl_discard(adapter, rxcp);
  634. return;
  635. }
  636. skb_reserve(skb, NET_IP_ALIGN);
  637. skb_fill_rx_data(adapter, skb, rxcp);
  638. if (do_pkt_csum(rxcp, adapter->rx_csum))
  639. skb->ip_summed = CHECKSUM_NONE;
  640. else
  641. skb->ip_summed = CHECKSUM_UNNECESSARY;
  642. skb->truesize = skb->len + sizeof(struct sk_buff);
  643. skb->protocol = eth_type_trans(skb, adapter->netdev);
  644. skb->dev = adapter->netdev;
  645. if (vtp) {
  646. if (!adapter->vlan_grp || adapter->num_vlans == 0) {
  647. kfree_skb(skb);
  648. return;
  649. }
  650. vid = AMAP_GET_BITS(struct amap_eth_rx_compl, vlan_tag, rxcp);
  651. vid = be16_to_cpu(vid);
  652. vlan_hwaccel_receive_skb(skb, adapter->vlan_grp, vid);
  653. } else {
  654. netif_receive_skb(skb);
  655. }
  656. adapter->netdev->last_rx = jiffies;
  657. return;
  658. }
  659. /* Process the RX completion indicated by rxcp when GRO is enabled */
  660. static void be_rx_compl_process_gro(struct be_adapter *adapter,
  661. struct be_eth_rx_compl *rxcp)
  662. {
  663. struct be_rx_page_info *page_info;
  664. struct sk_buff *skb = NULL;
  665. struct be_queue_info *rxq = &adapter->rx_obj.q;
  666. struct be_eq_obj *eq_obj = &adapter->rx_eq;
  667. u32 num_rcvd, pkt_size, remaining, vlanf, curr_frag_len;
  668. u16 i, rxq_idx = 0, vid, j;
  669. num_rcvd = AMAP_GET_BITS(struct amap_eth_rx_compl, numfrags, rxcp);
  670. pkt_size = AMAP_GET_BITS(struct amap_eth_rx_compl, pktsize, rxcp);
  671. vlanf = AMAP_GET_BITS(struct amap_eth_rx_compl, vtp, rxcp);
  672. rxq_idx = AMAP_GET_BITS(struct amap_eth_rx_compl, fragndx, rxcp);
  673. skb = napi_get_frags(&eq_obj->napi);
  674. if (!skb) {
  675. be_rx_compl_discard(adapter, rxcp);
  676. return;
  677. }
  678. remaining = pkt_size;
  679. for (i = 0, j = -1; i < num_rcvd; i++) {
  680. page_info = get_rx_page_info(adapter, rxq_idx);
  681. curr_frag_len = min(remaining, rx_frag_size);
  682. /* Coalesce all frags from the same physical page in one slot */
  683. if (i == 0 || page_info->page_offset == 0) {
  684. /* First frag or Fresh page */
  685. j++;
  686. skb_shinfo(skb)->frags[j].page = page_info->page;
  687. skb_shinfo(skb)->frags[j].page_offset =
  688. page_info->page_offset;
  689. skb_shinfo(skb)->frags[j].size = 0;
  690. } else {
  691. put_page(page_info->page);
  692. }
  693. skb_shinfo(skb)->frags[j].size += curr_frag_len;
  694. remaining -= curr_frag_len;
  695. index_inc(&rxq_idx, rxq->len);
  696. memset(page_info, 0, sizeof(*page_info));
  697. }
  698. BUG_ON(j > MAX_SKB_FRAGS);
  699. skb_shinfo(skb)->nr_frags = j + 1;
  700. skb->len = pkt_size;
  701. skb->data_len = pkt_size;
  702. skb->truesize += pkt_size;
  703. skb->ip_summed = CHECKSUM_UNNECESSARY;
  704. if (likely(!vlanf)) {
  705. napi_gro_frags(&eq_obj->napi);
  706. } else {
  707. vid = AMAP_GET_BITS(struct amap_eth_rx_compl, vlan_tag, rxcp);
  708. vid = be16_to_cpu(vid);
  709. if (!adapter->vlan_grp || adapter->num_vlans == 0)
  710. return;
  711. vlan_gro_frags(&eq_obj->napi, adapter->vlan_grp, vid);
  712. }
  713. be_rx_stats_update(adapter, pkt_size, num_rcvd);
  714. return;
  715. }
  716. static struct be_eth_rx_compl *be_rx_compl_get(struct be_adapter *adapter)
  717. {
  718. struct be_eth_rx_compl *rxcp = queue_tail_node(&adapter->rx_obj.cq);
  719. if (rxcp->dw[offsetof(struct amap_eth_rx_compl, valid) / 32] == 0)
  720. return NULL;
  721. be_dws_le_to_cpu(rxcp, sizeof(*rxcp));
  722. queue_tail_inc(&adapter->rx_obj.cq);
  723. return rxcp;
  724. }
  725. /* To reset the valid bit, we need to reset the whole word as
  726. * when walking the queue the valid entries are little-endian
  727. * and invalid entries are host endian
  728. */
  729. static inline void be_rx_compl_reset(struct be_eth_rx_compl *rxcp)
  730. {
  731. rxcp->dw[offsetof(struct amap_eth_rx_compl, valid) / 32] = 0;
  732. }
  733. static inline struct page *be_alloc_pages(u32 size)
  734. {
  735. gfp_t alloc_flags = GFP_ATOMIC;
  736. u32 order = get_order(size);
  737. if (order > 0)
  738. alloc_flags |= __GFP_COMP;
  739. return alloc_pages(alloc_flags, order);
  740. }
  741. /*
  742. * Allocate a page, split it to fragments of size rx_frag_size and post as
  743. * receive buffers to BE
  744. */
  745. static void be_post_rx_frags(struct be_adapter *adapter)
  746. {
  747. struct be_rx_page_info *page_info_tbl = adapter->rx_obj.page_info_tbl;
  748. struct be_rx_page_info *page_info = NULL;
  749. struct be_queue_info *rxq = &adapter->rx_obj.q;
  750. struct page *pagep = NULL;
  751. struct be_eth_rx_d *rxd;
  752. u64 page_dmaaddr = 0, frag_dmaaddr;
  753. u32 posted, page_offset = 0;
  754. page_info = &page_info_tbl[rxq->head];
  755. for (posted = 0; posted < MAX_RX_POST && !page_info->page; posted++) {
  756. if (!pagep) {
  757. pagep = be_alloc_pages(adapter->big_page_size);
  758. if (unlikely(!pagep)) {
  759. drvr_stats(adapter)->be_ethrx_post_fail++;
  760. break;
  761. }
  762. page_dmaaddr = pci_map_page(adapter->pdev, pagep, 0,
  763. adapter->big_page_size,
  764. PCI_DMA_FROMDEVICE);
  765. page_info->page_offset = 0;
  766. } else {
  767. get_page(pagep);
  768. page_info->page_offset = page_offset + rx_frag_size;
  769. }
  770. page_offset = page_info->page_offset;
  771. page_info->page = pagep;
  772. pci_unmap_addr_set(page_info, bus, page_dmaaddr);
  773. frag_dmaaddr = page_dmaaddr + page_info->page_offset;
  774. rxd = queue_head_node(rxq);
  775. rxd->fragpa_lo = cpu_to_le32(frag_dmaaddr & 0xFFFFFFFF);
  776. rxd->fragpa_hi = cpu_to_le32(upper_32_bits(frag_dmaaddr));
  777. queue_head_inc(rxq);
  778. /* Any space left in the current big page for another frag? */
  779. if ((page_offset + rx_frag_size + rx_frag_size) >
  780. adapter->big_page_size) {
  781. pagep = NULL;
  782. page_info->last_page_user = true;
  783. }
  784. page_info = &page_info_tbl[rxq->head];
  785. }
  786. if (pagep)
  787. page_info->last_page_user = true;
  788. if (posted) {
  789. atomic_add(posted, &rxq->used);
  790. be_rxq_notify(adapter, rxq->id, posted);
  791. } else if (atomic_read(&rxq->used) == 0) {
  792. /* Let be_worker replenish when memory is available */
  793. adapter->rx_post_starved = true;
  794. }
  795. return;
  796. }
  797. static struct be_eth_tx_compl *be_tx_compl_get(struct be_queue_info *tx_cq)
  798. {
  799. struct be_eth_tx_compl *txcp = queue_tail_node(tx_cq);
  800. if (txcp->dw[offsetof(struct amap_eth_tx_compl, valid) / 32] == 0)
  801. return NULL;
  802. be_dws_le_to_cpu(txcp, sizeof(*txcp));
  803. txcp->dw[offsetof(struct amap_eth_tx_compl, valid) / 32] = 0;
  804. queue_tail_inc(tx_cq);
  805. return txcp;
  806. }
  807. static void be_tx_compl_process(struct be_adapter *adapter, u16 last_index)
  808. {
  809. struct be_queue_info *txq = &adapter->tx_obj.q;
  810. struct be_eth_wrb *wrb;
  811. struct sk_buff **sent_skbs = adapter->tx_obj.sent_skb_list;
  812. struct sk_buff *sent_skb;
  813. u64 busaddr;
  814. u16 cur_index, num_wrbs = 0;
  815. cur_index = txq->tail;
  816. sent_skb = sent_skbs[cur_index];
  817. BUG_ON(!sent_skb);
  818. sent_skbs[cur_index] = NULL;
  819. do {
  820. cur_index = txq->tail;
  821. wrb = queue_tail_node(txq);
  822. be_dws_le_to_cpu(wrb, sizeof(*wrb));
  823. busaddr = ((u64)wrb->frag_pa_hi << 32) | (u64)wrb->frag_pa_lo;
  824. if (busaddr != 0) {
  825. pci_unmap_single(adapter->pdev, busaddr,
  826. wrb->frag_len, PCI_DMA_TODEVICE);
  827. }
  828. num_wrbs++;
  829. queue_tail_inc(txq);
  830. } while (cur_index != last_index);
  831. atomic_sub(num_wrbs, &txq->used);
  832. kfree_skb(sent_skb);
  833. }
  834. static void be_rx_q_clean(struct be_adapter *adapter)
  835. {
  836. struct be_rx_page_info *page_info;
  837. struct be_queue_info *rxq = &adapter->rx_obj.q;
  838. struct be_queue_info *rx_cq = &adapter->rx_obj.cq;
  839. struct be_eth_rx_compl *rxcp;
  840. u16 tail;
  841. /* First cleanup pending rx completions */
  842. while ((rxcp = be_rx_compl_get(adapter)) != NULL) {
  843. be_rx_compl_discard(adapter, rxcp);
  844. be_rx_compl_reset(rxcp);
  845. be_cq_notify(adapter, rx_cq->id, true, 1);
  846. }
  847. /* Then free posted rx buffer that were not used */
  848. tail = (rxq->head + rxq->len - atomic_read(&rxq->used)) % rxq->len;
  849. for (; tail != rxq->head; index_inc(&tail, rxq->len)) {
  850. page_info = get_rx_page_info(adapter, tail);
  851. put_page(page_info->page);
  852. memset(page_info, 0, sizeof(*page_info));
  853. }
  854. BUG_ON(atomic_read(&rxq->used));
  855. }
  856. static void be_tx_q_clean(struct be_adapter *adapter)
  857. {
  858. struct sk_buff **sent_skbs = adapter->tx_obj.sent_skb_list;
  859. struct sk_buff *sent_skb;
  860. struct be_queue_info *txq = &adapter->tx_obj.q;
  861. u16 last_index;
  862. bool dummy_wrb;
  863. while (atomic_read(&txq->used)) {
  864. sent_skb = sent_skbs[txq->tail];
  865. last_index = txq->tail;
  866. index_adv(&last_index,
  867. wrb_cnt_for_skb(sent_skb, &dummy_wrb) - 1, txq->len);
  868. be_tx_compl_process(adapter, last_index);
  869. }
  870. }
  871. static void be_mcc_queues_destroy(struct be_adapter *adapter)
  872. {
  873. struct be_queue_info *q;
  874. q = &adapter->mcc_obj.q;
  875. if (q->created)
  876. be_cmd_q_destroy(adapter, q, QTYPE_MCCQ);
  877. be_queue_free(adapter, q);
  878. q = &adapter->mcc_obj.cq;
  879. if (q->created)
  880. be_cmd_q_destroy(adapter, q, QTYPE_CQ);
  881. be_queue_free(adapter, q);
  882. }
  883. /* Must be called only after TX qs are created as MCC shares TX EQ */
  884. static int be_mcc_queues_create(struct be_adapter *adapter)
  885. {
  886. struct be_queue_info *q, *cq;
  887. /* Alloc MCC compl queue */
  888. cq = &adapter->mcc_obj.cq;
  889. if (be_queue_alloc(adapter, cq, MCC_CQ_LEN,
  890. sizeof(struct be_mcc_cq_entry)))
  891. goto err;
  892. /* Ask BE to create MCC compl queue; share TX's eq */
  893. if (be_cmd_cq_create(adapter, cq, &adapter->tx_eq.q, false, true, 0))
  894. goto mcc_cq_free;
  895. /* Alloc MCC queue */
  896. q = &adapter->mcc_obj.q;
  897. if (be_queue_alloc(adapter, q, MCC_Q_LEN, sizeof(struct be_mcc_wrb)))
  898. goto mcc_cq_destroy;
  899. /* Ask BE to create MCC queue */
  900. if (be_cmd_mccq_create(adapter, q, cq))
  901. goto mcc_q_free;
  902. return 0;
  903. mcc_q_free:
  904. be_queue_free(adapter, q);
  905. mcc_cq_destroy:
  906. be_cmd_q_destroy(adapter, cq, QTYPE_CQ);
  907. mcc_cq_free:
  908. be_queue_free(adapter, cq);
  909. err:
  910. return -1;
  911. }
  912. static void be_tx_queues_destroy(struct be_adapter *adapter)
  913. {
  914. struct be_queue_info *q;
  915. q = &adapter->tx_obj.q;
  916. if (q->created) {
  917. be_cmd_q_destroy(adapter, q, QTYPE_TXQ);
  918. /* No more tx completions can be rcvd now; clean up if there
  919. * are any pending completions or pending tx requests */
  920. be_tx_q_clean(adapter);
  921. }
  922. be_queue_free(adapter, q);
  923. q = &adapter->tx_obj.cq;
  924. if (q->created)
  925. be_cmd_q_destroy(adapter, q, QTYPE_CQ);
  926. be_queue_free(adapter, q);
  927. q = &adapter->tx_eq.q;
  928. if (q->created)
  929. be_cmd_q_destroy(adapter, q, QTYPE_EQ);
  930. be_queue_free(adapter, q);
  931. }
  932. static int be_tx_queues_create(struct be_adapter *adapter)
  933. {
  934. struct be_queue_info *eq, *q, *cq;
  935. adapter->tx_eq.max_eqd = 0;
  936. adapter->tx_eq.min_eqd = 0;
  937. adapter->tx_eq.cur_eqd = 96;
  938. adapter->tx_eq.enable_aic = false;
  939. /* Alloc Tx Event queue */
  940. eq = &adapter->tx_eq.q;
  941. if (be_queue_alloc(adapter, eq, EVNT_Q_LEN, sizeof(struct be_eq_entry)))
  942. return -1;
  943. /* Ask BE to create Tx Event queue */
  944. if (be_cmd_eq_create(adapter, eq, adapter->tx_eq.cur_eqd))
  945. goto tx_eq_free;
  946. /* Alloc TX eth compl queue */
  947. cq = &adapter->tx_obj.cq;
  948. if (be_queue_alloc(adapter, cq, TX_CQ_LEN,
  949. sizeof(struct be_eth_tx_compl)))
  950. goto tx_eq_destroy;
  951. /* Ask BE to create Tx eth compl queue */
  952. if (be_cmd_cq_create(adapter, cq, eq, false, false, 3))
  953. goto tx_cq_free;
  954. /* Alloc TX eth queue */
  955. q = &adapter->tx_obj.q;
  956. if (be_queue_alloc(adapter, q, TX_Q_LEN, sizeof(struct be_eth_wrb)))
  957. goto tx_cq_destroy;
  958. /* Ask BE to create Tx eth queue */
  959. if (be_cmd_txq_create(adapter, q, cq))
  960. goto tx_q_free;
  961. return 0;
  962. tx_q_free:
  963. be_queue_free(adapter, q);
  964. tx_cq_destroy:
  965. be_cmd_q_destroy(adapter, cq, QTYPE_CQ);
  966. tx_cq_free:
  967. be_queue_free(adapter, cq);
  968. tx_eq_destroy:
  969. be_cmd_q_destroy(adapter, eq, QTYPE_EQ);
  970. tx_eq_free:
  971. be_queue_free(adapter, eq);
  972. return -1;
  973. }
  974. static void be_rx_queues_destroy(struct be_adapter *adapter)
  975. {
  976. struct be_queue_info *q;
  977. q = &adapter->rx_obj.q;
  978. if (q->created) {
  979. be_cmd_q_destroy(adapter, q, QTYPE_RXQ);
  980. be_rx_q_clean(adapter);
  981. }
  982. be_queue_free(adapter, q);
  983. q = &adapter->rx_obj.cq;
  984. if (q->created)
  985. be_cmd_q_destroy(adapter, q, QTYPE_CQ);
  986. be_queue_free(adapter, q);
  987. q = &adapter->rx_eq.q;
  988. if (q->created)
  989. be_cmd_q_destroy(adapter, q, QTYPE_EQ);
  990. be_queue_free(adapter, q);
  991. }
  992. static int be_rx_queues_create(struct be_adapter *adapter)
  993. {
  994. struct be_queue_info *eq, *q, *cq;
  995. int rc;
  996. adapter->big_page_size = (1 << get_order(rx_frag_size)) * PAGE_SIZE;
  997. adapter->rx_eq.max_eqd = BE_MAX_EQD;
  998. adapter->rx_eq.min_eqd = 0;
  999. adapter->rx_eq.cur_eqd = 0;
  1000. adapter->rx_eq.enable_aic = true;
  1001. /* Alloc Rx Event queue */
  1002. eq = &adapter->rx_eq.q;
  1003. rc = be_queue_alloc(adapter, eq, EVNT_Q_LEN,
  1004. sizeof(struct be_eq_entry));
  1005. if (rc)
  1006. return rc;
  1007. /* Ask BE to create Rx Event queue */
  1008. rc = be_cmd_eq_create(adapter, eq, adapter->rx_eq.cur_eqd);
  1009. if (rc)
  1010. goto rx_eq_free;
  1011. /* Alloc RX eth compl queue */
  1012. cq = &adapter->rx_obj.cq;
  1013. rc = be_queue_alloc(adapter, cq, RX_CQ_LEN,
  1014. sizeof(struct be_eth_rx_compl));
  1015. if (rc)
  1016. goto rx_eq_destroy;
  1017. /* Ask BE to create Rx eth compl queue */
  1018. rc = be_cmd_cq_create(adapter, cq, eq, false, false, 3);
  1019. if (rc)
  1020. goto rx_cq_free;
  1021. /* Alloc RX eth queue */
  1022. q = &adapter->rx_obj.q;
  1023. rc = be_queue_alloc(adapter, q, RX_Q_LEN, sizeof(struct be_eth_rx_d));
  1024. if (rc)
  1025. goto rx_cq_destroy;
  1026. /* Ask BE to create Rx eth queue */
  1027. rc = be_cmd_rxq_create(adapter, q, cq->id, rx_frag_size,
  1028. BE_MAX_JUMBO_FRAME_SIZE, adapter->if_handle, false);
  1029. if (rc)
  1030. goto rx_q_free;
  1031. return 0;
  1032. rx_q_free:
  1033. be_queue_free(adapter, q);
  1034. rx_cq_destroy:
  1035. be_cmd_q_destroy(adapter, cq, QTYPE_CQ);
  1036. rx_cq_free:
  1037. be_queue_free(adapter, cq);
  1038. rx_eq_destroy:
  1039. be_cmd_q_destroy(adapter, eq, QTYPE_EQ);
  1040. rx_eq_free:
  1041. be_queue_free(adapter, eq);
  1042. return rc;
  1043. }
  1044. static bool event_get(struct be_eq_obj *eq_obj, u16 *rid)
  1045. {
  1046. struct be_eq_entry *entry = queue_tail_node(&eq_obj->q);
  1047. u32 evt = entry->evt;
  1048. if (!evt)
  1049. return false;
  1050. evt = le32_to_cpu(evt);
  1051. *rid = (evt >> EQ_ENTRY_RES_ID_SHIFT) & EQ_ENTRY_RES_ID_MASK;
  1052. entry->evt = 0;
  1053. queue_tail_inc(&eq_obj->q);
  1054. return true;
  1055. }
  1056. static int event_handle(struct be_adapter *adapter, struct be_eq_obj *eq_obj)
  1057. {
  1058. u16 rid = 0, num = 0;
  1059. while (event_get(eq_obj, &rid))
  1060. num++;
  1061. /* We can see an interrupt and no event */
  1062. be_eq_notify(adapter, eq_obj->q.id, true, true, num);
  1063. if (num)
  1064. napi_schedule(&eq_obj->napi);
  1065. return num;
  1066. }
  1067. static irqreturn_t be_intx(int irq, void *dev)
  1068. {
  1069. struct be_adapter *adapter = dev;
  1070. int isr;
  1071. isr = ioread32(adapter->csr + CEV_ISR0_OFFSET +
  1072. adapter->pci_func * CEV_ISR_SIZE);
  1073. if (!isr)
  1074. return IRQ_NONE;
  1075. event_handle(adapter, &adapter->tx_eq);
  1076. event_handle(adapter, &adapter->rx_eq);
  1077. return IRQ_HANDLED;
  1078. }
  1079. static irqreturn_t be_msix_rx(int irq, void *dev)
  1080. {
  1081. struct be_adapter *adapter = dev;
  1082. event_handle(adapter, &adapter->rx_eq);
  1083. return IRQ_HANDLED;
  1084. }
  1085. static irqreturn_t be_msix_tx_mcc(int irq, void *dev)
  1086. {
  1087. struct be_adapter *adapter = dev;
  1088. event_handle(adapter, &adapter->tx_eq);
  1089. return IRQ_HANDLED;
  1090. }
  1091. static inline bool do_gro(struct be_adapter *adapter,
  1092. struct be_eth_rx_compl *rxcp)
  1093. {
  1094. int err = AMAP_GET_BITS(struct amap_eth_rx_compl, err, rxcp);
  1095. int tcp_frame = AMAP_GET_BITS(struct amap_eth_rx_compl, tcpf, rxcp);
  1096. if (err)
  1097. drvr_stats(adapter)->be_rxcp_err++;
  1098. return (tcp_frame && !err) ? true : false;
  1099. }
  1100. int be_poll_rx(struct napi_struct *napi, int budget)
  1101. {
  1102. struct be_eq_obj *rx_eq = container_of(napi, struct be_eq_obj, napi);
  1103. struct be_adapter *adapter =
  1104. container_of(rx_eq, struct be_adapter, rx_eq);
  1105. struct be_queue_info *rx_cq = &adapter->rx_obj.cq;
  1106. struct be_eth_rx_compl *rxcp;
  1107. u32 work_done;
  1108. for (work_done = 0; work_done < budget; work_done++) {
  1109. rxcp = be_rx_compl_get(adapter);
  1110. if (!rxcp)
  1111. break;
  1112. if (do_gro(adapter, rxcp))
  1113. be_rx_compl_process_gro(adapter, rxcp);
  1114. else
  1115. be_rx_compl_process(adapter, rxcp);
  1116. be_rx_compl_reset(rxcp);
  1117. }
  1118. /* Refill the queue */
  1119. if (atomic_read(&adapter->rx_obj.q.used) < RX_FRAGS_REFILL_WM)
  1120. be_post_rx_frags(adapter);
  1121. /* All consumed */
  1122. if (work_done < budget) {
  1123. napi_complete(napi);
  1124. be_cq_notify(adapter, rx_cq->id, true, work_done);
  1125. } else {
  1126. /* More to be consumed; continue with interrupts disabled */
  1127. be_cq_notify(adapter, rx_cq->id, false, work_done);
  1128. }
  1129. return work_done;
  1130. }
  1131. void be_process_tx(struct be_adapter *adapter)
  1132. {
  1133. struct be_queue_info *txq = &adapter->tx_obj.q;
  1134. struct be_queue_info *tx_cq = &adapter->tx_obj.cq;
  1135. struct be_eth_tx_compl *txcp;
  1136. u32 num_cmpl = 0;
  1137. u16 end_idx;
  1138. while ((txcp = be_tx_compl_get(tx_cq))) {
  1139. end_idx = AMAP_GET_BITS(struct amap_eth_tx_compl,
  1140. wrb_index, txcp);
  1141. be_tx_compl_process(adapter, end_idx);
  1142. num_cmpl++;
  1143. }
  1144. if (num_cmpl) {
  1145. be_cq_notify(adapter, tx_cq->id, true, num_cmpl);
  1146. /* As Tx wrbs have been freed up, wake up netdev queue if
  1147. * it was stopped due to lack of tx wrbs.
  1148. */
  1149. if (netif_queue_stopped(adapter->netdev) &&
  1150. atomic_read(&txq->used) < txq->len / 2) {
  1151. netif_wake_queue(adapter->netdev);
  1152. }
  1153. drvr_stats(adapter)->be_tx_events++;
  1154. drvr_stats(adapter)->be_tx_compl += num_cmpl;
  1155. }
  1156. }
  1157. /* As TX and MCC share the same EQ check for both TX and MCC completions.
  1158. * For TX/MCC we don't honour budget; consume everything
  1159. */
  1160. static int be_poll_tx_mcc(struct napi_struct *napi, int budget)
  1161. {
  1162. struct be_eq_obj *tx_eq = container_of(napi, struct be_eq_obj, napi);
  1163. struct be_adapter *adapter =
  1164. container_of(tx_eq, struct be_adapter, tx_eq);
  1165. napi_complete(napi);
  1166. be_process_tx(adapter);
  1167. be_process_mcc(adapter);
  1168. return 1;
  1169. }
  1170. static void be_worker(struct work_struct *work)
  1171. {
  1172. struct be_adapter *adapter =
  1173. container_of(work, struct be_adapter, work.work);
  1174. int status;
  1175. /* Get Stats */
  1176. status = be_cmd_get_stats(adapter, &adapter->stats.cmd);
  1177. if (!status)
  1178. netdev_stats_update(adapter);
  1179. /* Set EQ delay */
  1180. be_rx_eqd_update(adapter);
  1181. be_tx_rate_update(adapter);
  1182. be_rx_rate_update(adapter);
  1183. if (adapter->rx_post_starved) {
  1184. adapter->rx_post_starved = false;
  1185. be_post_rx_frags(adapter);
  1186. }
  1187. schedule_delayed_work(&adapter->work, msecs_to_jiffies(1000));
  1188. }
  1189. static void be_msix_enable(struct be_adapter *adapter)
  1190. {
  1191. int i, status;
  1192. for (i = 0; i < BE_NUM_MSIX_VECTORS; i++)
  1193. adapter->msix_entries[i].entry = i;
  1194. status = pci_enable_msix(adapter->pdev, adapter->msix_entries,
  1195. BE_NUM_MSIX_VECTORS);
  1196. if (status == 0)
  1197. adapter->msix_enabled = true;
  1198. return;
  1199. }
  1200. static inline int be_msix_vec_get(struct be_adapter *adapter, u32 eq_id)
  1201. {
  1202. return adapter->msix_entries[eq_id - 8 * adapter->pci_func].vector;
  1203. }
  1204. static int be_msix_register(struct be_adapter *adapter)
  1205. {
  1206. struct net_device *netdev = adapter->netdev;
  1207. struct be_eq_obj *tx_eq = &adapter->tx_eq;
  1208. struct be_eq_obj *rx_eq = &adapter->rx_eq;
  1209. int status, vec;
  1210. sprintf(tx_eq->desc, "%s-tx", netdev->name);
  1211. vec = be_msix_vec_get(adapter, tx_eq->q.id);
  1212. status = request_irq(vec, be_msix_tx_mcc, 0, tx_eq->desc, adapter);
  1213. if (status)
  1214. goto err;
  1215. sprintf(rx_eq->desc, "%s-rx", netdev->name);
  1216. vec = be_msix_vec_get(adapter, rx_eq->q.id);
  1217. status = request_irq(vec, be_msix_rx, 0, rx_eq->desc, adapter);
  1218. if (status) { /* Free TX IRQ */
  1219. vec = be_msix_vec_get(adapter, tx_eq->q.id);
  1220. free_irq(vec, adapter);
  1221. goto err;
  1222. }
  1223. return 0;
  1224. err:
  1225. dev_warn(&adapter->pdev->dev,
  1226. "MSIX Request IRQ failed - err %d\n", status);
  1227. pci_disable_msix(adapter->pdev);
  1228. adapter->msix_enabled = false;
  1229. return status;
  1230. }
  1231. static int be_irq_register(struct be_adapter *adapter)
  1232. {
  1233. struct net_device *netdev = adapter->netdev;
  1234. int status;
  1235. if (adapter->msix_enabled) {
  1236. status = be_msix_register(adapter);
  1237. if (status == 0)
  1238. goto done;
  1239. }
  1240. /* INTx */
  1241. netdev->irq = adapter->pdev->irq;
  1242. status = request_irq(netdev->irq, be_intx, IRQF_SHARED, netdev->name,
  1243. adapter);
  1244. if (status) {
  1245. dev_err(&adapter->pdev->dev,
  1246. "INTx request IRQ failed - err %d\n", status);
  1247. return status;
  1248. }
  1249. done:
  1250. adapter->isr_registered = true;
  1251. return 0;
  1252. }
  1253. static void be_irq_unregister(struct be_adapter *adapter)
  1254. {
  1255. struct net_device *netdev = adapter->netdev;
  1256. int vec;
  1257. if (!adapter->isr_registered)
  1258. return;
  1259. /* INTx */
  1260. if (!adapter->msix_enabled) {
  1261. free_irq(netdev->irq, adapter);
  1262. goto done;
  1263. }
  1264. /* MSIx */
  1265. vec = be_msix_vec_get(adapter, adapter->tx_eq.q.id);
  1266. free_irq(vec, adapter);
  1267. vec = be_msix_vec_get(adapter, adapter->rx_eq.q.id);
  1268. free_irq(vec, adapter);
  1269. done:
  1270. adapter->isr_registered = false;
  1271. return;
  1272. }
  1273. static int be_open(struct net_device *netdev)
  1274. {
  1275. struct be_adapter *adapter = netdev_priv(netdev);
  1276. struct be_eq_obj *rx_eq = &adapter->rx_eq;
  1277. struct be_eq_obj *tx_eq = &adapter->tx_eq;
  1278. bool link_up;
  1279. int status;
  1280. /* First time posting */
  1281. be_post_rx_frags(adapter);
  1282. napi_enable(&rx_eq->napi);
  1283. napi_enable(&tx_eq->napi);
  1284. be_irq_register(adapter);
  1285. be_intr_set(adapter, true);
  1286. /* The evt queues are created in unarmed state; arm them */
  1287. be_eq_notify(adapter, rx_eq->q.id, true, false, 0);
  1288. be_eq_notify(adapter, tx_eq->q.id, true, false, 0);
  1289. /* Rx compl queue may be in unarmed state; rearm it */
  1290. be_cq_notify(adapter, adapter->rx_obj.cq.id, true, 0);
  1291. status = be_cmd_link_status_query(adapter, &link_up);
  1292. if (status)
  1293. return status;
  1294. be_link_status_update(adapter, link_up);
  1295. schedule_delayed_work(&adapter->work, msecs_to_jiffies(100));
  1296. return 0;
  1297. }
  1298. static int be_setup(struct be_adapter *adapter)
  1299. {
  1300. struct net_device *netdev = adapter->netdev;
  1301. u32 if_flags;
  1302. int status;
  1303. if_flags = BE_IF_FLAGS_BROADCAST | BE_IF_FLAGS_PROMISCUOUS |
  1304. BE_IF_FLAGS_MCAST_PROMISCUOUS | BE_IF_FLAGS_UNTAGGED |
  1305. BE_IF_FLAGS_PASS_L3L4_ERRORS;
  1306. status = be_cmd_if_create(adapter, if_flags, netdev->dev_addr,
  1307. false/* pmac_invalid */, &adapter->if_handle,
  1308. &adapter->pmac_id);
  1309. if (status != 0)
  1310. goto do_none;
  1311. be_vid_config(netdev);
  1312. status = be_cmd_set_flow_control(adapter, true, true);
  1313. if (status != 0)
  1314. goto if_destroy;
  1315. status = be_tx_queues_create(adapter);
  1316. if (status != 0)
  1317. goto if_destroy;
  1318. status = be_rx_queues_create(adapter);
  1319. if (status != 0)
  1320. goto tx_qs_destroy;
  1321. status = be_mcc_queues_create(adapter);
  1322. if (status != 0)
  1323. goto rx_qs_destroy;
  1324. return 0;
  1325. rx_qs_destroy:
  1326. be_rx_queues_destroy(adapter);
  1327. tx_qs_destroy:
  1328. be_tx_queues_destroy(adapter);
  1329. if_destroy:
  1330. be_cmd_if_destroy(adapter, adapter->if_handle);
  1331. do_none:
  1332. return status;
  1333. }
  1334. static int be_clear(struct be_adapter *adapter)
  1335. {
  1336. be_rx_queues_destroy(adapter);
  1337. be_tx_queues_destroy(adapter);
  1338. be_cmd_if_destroy(adapter, adapter->if_handle);
  1339. be_mcc_queues_destroy(adapter);
  1340. return 0;
  1341. }
  1342. static int be_close(struct net_device *netdev)
  1343. {
  1344. struct be_adapter *adapter = netdev_priv(netdev);
  1345. struct be_eq_obj *rx_eq = &adapter->rx_eq;
  1346. struct be_eq_obj *tx_eq = &adapter->tx_eq;
  1347. int vec;
  1348. cancel_delayed_work_sync(&adapter->work);
  1349. netif_stop_queue(netdev);
  1350. netif_carrier_off(netdev);
  1351. adapter->link_up = false;
  1352. be_intr_set(adapter, false);
  1353. if (adapter->msix_enabled) {
  1354. vec = be_msix_vec_get(adapter, tx_eq->q.id);
  1355. synchronize_irq(vec);
  1356. vec = be_msix_vec_get(adapter, rx_eq->q.id);
  1357. synchronize_irq(vec);
  1358. } else {
  1359. synchronize_irq(netdev->irq);
  1360. }
  1361. be_irq_unregister(adapter);
  1362. napi_disable(&rx_eq->napi);
  1363. napi_disable(&tx_eq->napi);
  1364. return 0;
  1365. }
  1366. static struct net_device_ops be_netdev_ops = {
  1367. .ndo_open = be_open,
  1368. .ndo_stop = be_close,
  1369. .ndo_start_xmit = be_xmit,
  1370. .ndo_get_stats = be_get_stats,
  1371. .ndo_set_rx_mode = be_set_multicast_list,
  1372. .ndo_set_mac_address = be_mac_addr_set,
  1373. .ndo_change_mtu = be_change_mtu,
  1374. .ndo_validate_addr = eth_validate_addr,
  1375. .ndo_vlan_rx_register = be_vlan_register,
  1376. .ndo_vlan_rx_add_vid = be_vlan_add_vid,
  1377. .ndo_vlan_rx_kill_vid = be_vlan_rem_vid,
  1378. };
  1379. static void be_netdev_init(struct net_device *netdev)
  1380. {
  1381. struct be_adapter *adapter = netdev_priv(netdev);
  1382. netdev->features |= NETIF_F_SG | NETIF_F_HW_VLAN_RX | NETIF_F_TSO |
  1383. NETIF_F_HW_VLAN_TX | NETIF_F_HW_VLAN_FILTER | NETIF_F_IP_CSUM |
  1384. NETIF_F_IPV6_CSUM | NETIF_F_GRO;
  1385. netdev->flags |= IFF_MULTICAST;
  1386. adapter->rx_csum = true;
  1387. BE_SET_NETDEV_OPS(netdev, &be_netdev_ops);
  1388. SET_ETHTOOL_OPS(netdev, &be_ethtool_ops);
  1389. netif_napi_add(netdev, &adapter->rx_eq.napi, be_poll_rx,
  1390. BE_NAPI_WEIGHT);
  1391. netif_napi_add(netdev, &adapter->tx_eq.napi, be_poll_tx_mcc,
  1392. BE_NAPI_WEIGHT);
  1393. netif_carrier_off(netdev);
  1394. netif_stop_queue(netdev);
  1395. }
  1396. static void be_unmap_pci_bars(struct be_adapter *adapter)
  1397. {
  1398. if (adapter->csr)
  1399. iounmap(adapter->csr);
  1400. if (adapter->db)
  1401. iounmap(adapter->db);
  1402. if (adapter->pcicfg)
  1403. iounmap(adapter->pcicfg);
  1404. }
  1405. static int be_map_pci_bars(struct be_adapter *adapter)
  1406. {
  1407. u8 __iomem *addr;
  1408. addr = ioremap_nocache(pci_resource_start(adapter->pdev, 2),
  1409. pci_resource_len(adapter->pdev, 2));
  1410. if (addr == NULL)
  1411. return -ENOMEM;
  1412. adapter->csr = addr;
  1413. addr = ioremap_nocache(pci_resource_start(adapter->pdev, 4),
  1414. 128 * 1024);
  1415. if (addr == NULL)
  1416. goto pci_map_err;
  1417. adapter->db = addr;
  1418. addr = ioremap_nocache(pci_resource_start(adapter->pdev, 1),
  1419. pci_resource_len(adapter->pdev, 1));
  1420. if (addr == NULL)
  1421. goto pci_map_err;
  1422. adapter->pcicfg = addr;
  1423. return 0;
  1424. pci_map_err:
  1425. be_unmap_pci_bars(adapter);
  1426. return -ENOMEM;
  1427. }
  1428. static void be_ctrl_cleanup(struct be_adapter *adapter)
  1429. {
  1430. struct be_dma_mem *mem = &adapter->mbox_mem_alloced;
  1431. be_unmap_pci_bars(adapter);
  1432. if (mem->va)
  1433. pci_free_consistent(adapter->pdev, mem->size,
  1434. mem->va, mem->dma);
  1435. }
  1436. static int be_ctrl_init(struct be_adapter *adapter)
  1437. {
  1438. struct be_dma_mem *mbox_mem_alloc = &adapter->mbox_mem_alloced;
  1439. struct be_dma_mem *mbox_mem_align = &adapter->mbox_mem;
  1440. int status;
  1441. u32 val;
  1442. status = be_map_pci_bars(adapter);
  1443. if (status)
  1444. return status;
  1445. mbox_mem_alloc->size = sizeof(struct be_mcc_mailbox) + 16;
  1446. mbox_mem_alloc->va = pci_alloc_consistent(adapter->pdev,
  1447. mbox_mem_alloc->size, &mbox_mem_alloc->dma);
  1448. if (!mbox_mem_alloc->va) {
  1449. be_unmap_pci_bars(adapter);
  1450. return -1;
  1451. }
  1452. mbox_mem_align->size = sizeof(struct be_mcc_mailbox);
  1453. mbox_mem_align->va = PTR_ALIGN(mbox_mem_alloc->va, 16);
  1454. mbox_mem_align->dma = PTR_ALIGN(mbox_mem_alloc->dma, 16);
  1455. memset(mbox_mem_align->va, 0, sizeof(struct be_mcc_mailbox));
  1456. spin_lock_init(&adapter->mbox_lock);
  1457. spin_lock_init(&adapter->mcc_lock);
  1458. spin_lock_init(&adapter->mcc_cq_lock);
  1459. val = ioread32(adapter->pcicfg + PCICFG_MEMBAR_CTRL_INT_CTRL_OFFSET);
  1460. adapter->pci_func = (val >> MEMBAR_CTRL_INT_CTRL_PFUNC_SHIFT) &
  1461. MEMBAR_CTRL_INT_CTRL_PFUNC_MASK;
  1462. return 0;
  1463. }
  1464. static void be_stats_cleanup(struct be_adapter *adapter)
  1465. {
  1466. struct be_stats_obj *stats = &adapter->stats;
  1467. struct be_dma_mem *cmd = &stats->cmd;
  1468. if (cmd->va)
  1469. pci_free_consistent(adapter->pdev, cmd->size,
  1470. cmd->va, cmd->dma);
  1471. }
  1472. static int be_stats_init(struct be_adapter *adapter)
  1473. {
  1474. struct be_stats_obj *stats = &adapter->stats;
  1475. struct be_dma_mem *cmd = &stats->cmd;
  1476. cmd->size = sizeof(struct be_cmd_req_get_stats);
  1477. cmd->va = pci_alloc_consistent(adapter->pdev, cmd->size, &cmd->dma);
  1478. if (cmd->va == NULL)
  1479. return -1;
  1480. return 0;
  1481. }
  1482. static void __devexit be_remove(struct pci_dev *pdev)
  1483. {
  1484. struct be_adapter *adapter = pci_get_drvdata(pdev);
  1485. if (!adapter)
  1486. return;
  1487. unregister_netdev(adapter->netdev);
  1488. be_clear(adapter);
  1489. be_stats_cleanup(adapter);
  1490. be_ctrl_cleanup(adapter);
  1491. if (adapter->msix_enabled) {
  1492. pci_disable_msix(adapter->pdev);
  1493. adapter->msix_enabled = false;
  1494. }
  1495. pci_set_drvdata(pdev, NULL);
  1496. pci_release_regions(pdev);
  1497. pci_disable_device(pdev);
  1498. free_netdev(adapter->netdev);
  1499. }
  1500. static int be_hw_up(struct be_adapter *adapter)
  1501. {
  1502. int status;
  1503. status = be_cmd_POST(adapter);
  1504. if (status)
  1505. return status;
  1506. status = be_cmd_get_fw_ver(adapter, adapter->fw_ver);
  1507. if (status)
  1508. return status;
  1509. status = be_cmd_query_fw_cfg(adapter, &adapter->port_num);
  1510. return status;
  1511. }
  1512. static int __devinit be_probe(struct pci_dev *pdev,
  1513. const struct pci_device_id *pdev_id)
  1514. {
  1515. int status = 0;
  1516. struct be_adapter *adapter;
  1517. struct net_device *netdev;
  1518. u8 mac[ETH_ALEN];
  1519. status = pci_enable_device(pdev);
  1520. if (status)
  1521. goto do_none;
  1522. status = pci_request_regions(pdev, DRV_NAME);
  1523. if (status)
  1524. goto disable_dev;
  1525. pci_set_master(pdev);
  1526. netdev = alloc_etherdev(sizeof(struct be_adapter));
  1527. if (netdev == NULL) {
  1528. status = -ENOMEM;
  1529. goto rel_reg;
  1530. }
  1531. adapter = netdev_priv(netdev);
  1532. adapter->pdev = pdev;
  1533. pci_set_drvdata(pdev, adapter);
  1534. adapter->netdev = netdev;
  1535. be_msix_enable(adapter);
  1536. status = pci_set_dma_mask(pdev, DMA_BIT_MASK(64));
  1537. if (!status) {
  1538. netdev->features |= NETIF_F_HIGHDMA;
  1539. } else {
  1540. status = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
  1541. if (status) {
  1542. dev_err(&pdev->dev, "Could not set PCI DMA Mask\n");
  1543. goto free_netdev;
  1544. }
  1545. }
  1546. status = be_ctrl_init(adapter);
  1547. if (status)
  1548. goto free_netdev;
  1549. status = be_stats_init(adapter);
  1550. if (status)
  1551. goto ctrl_clean;
  1552. status = be_hw_up(adapter);
  1553. if (status)
  1554. goto stats_clean;
  1555. status = be_cmd_mac_addr_query(adapter, mac, MAC_ADDRESS_TYPE_NETWORK,
  1556. true /* permanent */, 0);
  1557. if (status)
  1558. goto stats_clean;
  1559. memcpy(netdev->dev_addr, mac, ETH_ALEN);
  1560. INIT_DELAYED_WORK(&adapter->work, be_worker);
  1561. be_netdev_init(netdev);
  1562. SET_NETDEV_DEV(netdev, &adapter->pdev->dev);
  1563. status = be_setup(adapter);
  1564. if (status)
  1565. goto stats_clean;
  1566. status = register_netdev(netdev);
  1567. if (status != 0)
  1568. goto unsetup;
  1569. dev_info(&pdev->dev, "%s port %d\n", nic_name(pdev), adapter->port_num);
  1570. return 0;
  1571. unsetup:
  1572. be_clear(adapter);
  1573. stats_clean:
  1574. be_stats_cleanup(adapter);
  1575. ctrl_clean:
  1576. be_ctrl_cleanup(adapter);
  1577. free_netdev:
  1578. free_netdev(adapter->netdev);
  1579. rel_reg:
  1580. pci_release_regions(pdev);
  1581. disable_dev:
  1582. pci_disable_device(pdev);
  1583. do_none:
  1584. dev_err(&pdev->dev, "%s initialization failed\n", nic_name(pdev));
  1585. return status;
  1586. }
  1587. static int be_suspend(struct pci_dev *pdev, pm_message_t state)
  1588. {
  1589. struct be_adapter *adapter = pci_get_drvdata(pdev);
  1590. struct net_device *netdev = adapter->netdev;
  1591. netif_device_detach(netdev);
  1592. if (netif_running(netdev)) {
  1593. rtnl_lock();
  1594. be_close(netdev);
  1595. be_clear(adapter);
  1596. rtnl_unlock();
  1597. }
  1598. pci_save_state(pdev);
  1599. pci_disable_device(pdev);
  1600. pci_set_power_state(pdev, pci_choose_state(pdev, state));
  1601. return 0;
  1602. }
  1603. static int be_resume(struct pci_dev *pdev)
  1604. {
  1605. int status = 0;
  1606. struct be_adapter *adapter = pci_get_drvdata(pdev);
  1607. struct net_device *netdev = adapter->netdev;
  1608. netif_device_detach(netdev);
  1609. status = pci_enable_device(pdev);
  1610. if (status)
  1611. return status;
  1612. pci_set_power_state(pdev, 0);
  1613. pci_restore_state(pdev);
  1614. if (netif_running(netdev)) {
  1615. rtnl_lock();
  1616. be_setup(adapter);
  1617. be_open(netdev);
  1618. rtnl_unlock();
  1619. }
  1620. netif_device_attach(netdev);
  1621. return 0;
  1622. }
  1623. static struct pci_driver be_driver = {
  1624. .name = DRV_NAME,
  1625. .id_table = be_dev_ids,
  1626. .probe = be_probe,
  1627. .remove = be_remove,
  1628. .suspend = be_suspend,
  1629. .resume = be_resume
  1630. };
  1631. static int __init be_init_module(void)
  1632. {
  1633. if (rx_frag_size != 8192 && rx_frag_size != 4096
  1634. && rx_frag_size != 2048) {
  1635. printk(KERN_WARNING DRV_NAME
  1636. " : Module param rx_frag_size must be 2048/4096/8192."
  1637. " Using 2048\n");
  1638. rx_frag_size = 2048;
  1639. }
  1640. /* Ensure rx_frag_size is aligned to chache line */
  1641. if (SKB_DATA_ALIGN(rx_frag_size) != rx_frag_size) {
  1642. printk(KERN_WARNING DRV_NAME
  1643. " : Bad module param rx_frag_size. Using 2048\n");
  1644. rx_frag_size = 2048;
  1645. }
  1646. return pci_register_driver(&be_driver);
  1647. }
  1648. module_init(be_init_module);
  1649. static void __exit be_exit_module(void)
  1650. {
  1651. pci_unregister_driver(&be_driver);
  1652. }
  1653. module_exit(be_exit_module);