process.c 4.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160
  1. /*
  2. * Copyright (C) 2008-2009 Michal Simek <monstr@monstr.eu>
  3. * Copyright (C) 2008-2009 PetaLogix
  4. * Copyright (C) 2006 Atmark Techno, Inc.
  5. *
  6. * This file is subject to the terms and conditions of the GNU General Public
  7. * License. See the file "COPYING" in the main directory of this archive
  8. * for more details.
  9. */
  10. #include <linux/export.h>
  11. #include <linux/sched.h>
  12. #include <linux/pm.h>
  13. #include <linux/tick.h>
  14. #include <linux/bitops.h>
  15. #include <linux/ptrace.h>
  16. #include <asm/pgalloc.h>
  17. #include <linux/uaccess.h> /* for USER_DS macros */
  18. #include <asm/cacheflush.h>
  19. void show_regs(struct pt_regs *regs)
  20. {
  21. pr_info(" Registers dump: mode=%X\r\n", regs->pt_mode);
  22. pr_info(" r1=%08lX, r2=%08lX, r3=%08lX, r4=%08lX\n",
  23. regs->r1, regs->r2, regs->r3, regs->r4);
  24. pr_info(" r5=%08lX, r6=%08lX, r7=%08lX, r8=%08lX\n",
  25. regs->r5, regs->r6, regs->r7, regs->r8);
  26. pr_info(" r9=%08lX, r10=%08lX, r11=%08lX, r12=%08lX\n",
  27. regs->r9, regs->r10, regs->r11, regs->r12);
  28. pr_info(" r13=%08lX, r14=%08lX, r15=%08lX, r16=%08lX\n",
  29. regs->r13, regs->r14, regs->r15, regs->r16);
  30. pr_info(" r17=%08lX, r18=%08lX, r19=%08lX, r20=%08lX\n",
  31. regs->r17, regs->r18, regs->r19, regs->r20);
  32. pr_info(" r21=%08lX, r22=%08lX, r23=%08lX, r24=%08lX\n",
  33. regs->r21, regs->r22, regs->r23, regs->r24);
  34. pr_info(" r25=%08lX, r26=%08lX, r27=%08lX, r28=%08lX\n",
  35. regs->r25, regs->r26, regs->r27, regs->r28);
  36. pr_info(" r29=%08lX, r30=%08lX, r31=%08lX, rPC=%08lX\n",
  37. regs->r29, regs->r30, regs->r31, regs->pc);
  38. pr_info(" msr=%08lX, ear=%08lX, esr=%08lX, fsr=%08lX\n",
  39. regs->msr, regs->ear, regs->esr, regs->fsr);
  40. }
  41. void (*pm_power_off)(void) = NULL;
  42. EXPORT_SYMBOL(pm_power_off);
  43. void flush_thread(void)
  44. {
  45. }
  46. int copy_thread(unsigned long clone_flags, unsigned long usp,
  47. unsigned long arg, struct task_struct *p)
  48. {
  49. struct pt_regs *childregs = task_pt_regs(p);
  50. struct thread_info *ti = task_thread_info(p);
  51. if (unlikely(p->flags & PF_KTHREAD)) {
  52. /* if we're creating a new kernel thread then just zeroing all
  53. * the registers. That's OK for a brand new thread.*/
  54. memset(childregs, 0, sizeof(struct pt_regs));
  55. memset(&ti->cpu_context, 0, sizeof(struct cpu_context));
  56. ti->cpu_context.r1 = (unsigned long)childregs;
  57. ti->cpu_context.r20 = (unsigned long)usp; /* fn */
  58. ti->cpu_context.r19 = (unsigned long)arg;
  59. childregs->pt_mode = 1;
  60. local_save_flags(childregs->msr);
  61. #ifdef CONFIG_MMU
  62. ti->cpu_context.msr = childregs->msr & ~MSR_IE;
  63. #endif
  64. ti->cpu_context.r15 = (unsigned long)ret_from_kernel_thread - 8;
  65. return 0;
  66. }
  67. *childregs = *current_pt_regs();
  68. if (usp)
  69. childregs->r1 = usp;
  70. memset(&ti->cpu_context, 0, sizeof(struct cpu_context));
  71. ti->cpu_context.r1 = (unsigned long)childregs;
  72. #ifndef CONFIG_MMU
  73. ti->cpu_context.msr = (unsigned long)childregs->msr;
  74. #else
  75. childregs->msr |= MSR_UMS;
  76. /* we should consider the fact that childregs is a copy of the parent
  77. * regs which were saved immediately after entering the kernel state
  78. * before enabling VM. This MSR will be restored in switch_to and
  79. * RETURN() and we want to have the right machine state there
  80. * specifically this state must have INTs disabled before and enabled
  81. * after performing rtbd
  82. * compose the right MSR for RETURN(). It will work for switch_to also
  83. * excepting for VM and UMS
  84. * don't touch UMS , CARRY and cache bits
  85. * right now MSR is a copy of parent one */
  86. childregs->msr &= ~MSR_EIP;
  87. childregs->msr |= MSR_IE;
  88. childregs->msr &= ~MSR_VM;
  89. childregs->msr |= MSR_VMS;
  90. childregs->msr |= MSR_EE; /* exceptions will be enabled*/
  91. ti->cpu_context.msr = (childregs->msr|MSR_VM);
  92. ti->cpu_context.msr &= ~MSR_UMS; /* switch_to to kernel mode */
  93. ti->cpu_context.msr &= ~MSR_IE;
  94. #endif
  95. ti->cpu_context.r15 = (unsigned long)ret_from_fork - 8;
  96. /*
  97. * r21 is the thread reg, r10 is 6th arg to clone
  98. * which contains TLS area
  99. */
  100. if (clone_flags & CLONE_SETTLS)
  101. childregs->r21 = childregs->r10;
  102. return 0;
  103. }
  104. #ifndef CONFIG_MMU
  105. /*
  106. * Return saved PC of a blocked thread.
  107. */
  108. unsigned long thread_saved_pc(struct task_struct *tsk)
  109. {
  110. struct cpu_context *ctx =
  111. &(((struct thread_info *)(tsk->stack))->cpu_context);
  112. /* Check whether the thread is blocked in resume() */
  113. if (in_sched_functions(ctx->r15))
  114. return (unsigned long)ctx->r15;
  115. else
  116. return ctx->r14;
  117. }
  118. #endif
  119. unsigned long get_wchan(struct task_struct *p)
  120. {
  121. /* TBD (used by procfs) */
  122. return 0;
  123. }
  124. /* Set up a thread for executing a new program */
  125. void start_thread(struct pt_regs *regs, unsigned long pc, unsigned long usp)
  126. {
  127. regs->pc = pc;
  128. regs->r1 = usp;
  129. regs->pt_mode = 0;
  130. #ifdef CONFIG_MMU
  131. regs->msr |= MSR_UMS;
  132. regs->msr &= ~MSR_VM;
  133. #endif
  134. }
  135. #ifdef CONFIG_MMU
  136. #include <linux/elfcore.h>
  137. /*
  138. * Set up a thread for executing a new program
  139. */
  140. int dump_fpu(struct pt_regs *regs, elf_fpregset_t *fpregs)
  141. {
  142. return 0; /* MicroBlaze has no separate FPU registers */
  143. }
  144. #endif /* CONFIG_MMU */