saa7134-dvb.c 18 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624
  1. /*
  2. * $Id: saa7134-dvb.c,v 1.18 2005/07/04 16:05:50 mkrufky Exp $
  3. *
  4. * (c) 2004 Gerd Knorr <kraxel@bytesex.org> [SuSE Labs]
  5. *
  6. * Extended 3 / 2005 by Hartmut Hackmann to support various
  7. * cards with the tda10046 DVB-T channel decoder
  8. *
  9. * This program is free software; you can redistribute it and/or modify
  10. * it under the terms of the GNU General Public License as published by
  11. * the Free Software Foundation; either version 2 of the License, or
  12. * (at your option) any later version.
  13. *
  14. * This program is distributed in the hope that it will be useful,
  15. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  16. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  17. * GNU General Public License for more details.
  18. *
  19. * You should have received a copy of the GNU General Public License
  20. * along with this program; if not, write to the Free Software
  21. * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
  22. */
  23. #include <linux/init.h>
  24. #include <linux/list.h>
  25. #include <linux/module.h>
  26. #include <linux/kernel.h>
  27. #include <linux/slab.h>
  28. #include <linux/delay.h>
  29. #include <linux/kthread.h>
  30. #include <linux/suspend.h>
  31. #include "saa7134-reg.h"
  32. #include "saa7134.h"
  33. #if CONFIG_DVB_MT352
  34. # include "mt352.h"
  35. # include "mt352_priv.h" /* FIXME */
  36. #endif
  37. #if CONFIG_DVB_TDA1004X
  38. # include "tda1004x.h"
  39. #endif
  40. MODULE_AUTHOR("Gerd Knorr <kraxel@bytesex.org> [SuSE Labs]");
  41. MODULE_LICENSE("GPL");
  42. static unsigned int antenna_pwr = 0;
  43. module_param(antenna_pwr, int, 0444);
  44. MODULE_PARM_DESC(antenna_pwr,"enable antenna power (Pinnacle 300i)");
  45. /* ------------------------------------------------------------------ */
  46. #if CONFIG_DVB_MT352
  47. static int pinnacle_antenna_pwr(struct saa7134_dev *dev, int on)
  48. {
  49. u32 ok;
  50. if (!on) {
  51. saa_setl(SAA7134_GPIO_GPMODE0 >> 2, (1 << 26));
  52. saa_clearl(SAA7134_GPIO_GPSTATUS0 >> 2, (1 << 26));
  53. return 0;
  54. }
  55. saa_setl(SAA7134_GPIO_GPMODE0 >> 2, (1 << 26));
  56. saa_setl(SAA7134_GPIO_GPSTATUS0 >> 2, (1 << 26));
  57. udelay(10);
  58. saa_setl(SAA7134_GPIO_GPMODE0 >> 2, (1 << 28));
  59. saa_clearl(SAA7134_GPIO_GPSTATUS0 >> 2, (1 << 28));
  60. udelay(10);
  61. saa_setl(SAA7134_GPIO_GPSTATUS0 >> 2, (1 << 28));
  62. udelay(10);
  63. ok = saa_readl(SAA7134_GPIO_GPSTATUS0) & (1 << 27);
  64. printk("%s: %s %s\n", dev->name, __FUNCTION__,
  65. ok ? "on" : "off");
  66. if (!ok)
  67. saa_clearl(SAA7134_GPIO_GPSTATUS0 >> 2, (1 << 26));
  68. return ok;
  69. }
  70. static int mt352_pinnacle_init(struct dvb_frontend* fe)
  71. {
  72. static u8 clock_config [] = { CLOCK_CTL, 0x3d, 0x28 };
  73. static u8 reset [] = { RESET, 0x80 };
  74. static u8 adc_ctl_1_cfg [] = { ADC_CTL_1, 0x40 };
  75. static u8 agc_cfg [] = { AGC_TARGET, 0x28, 0xa0 };
  76. static u8 capt_range_cfg[] = { CAPT_RANGE, 0x31 };
  77. static u8 fsm_ctl_cfg[] = { 0x7b, 0x04 };
  78. static u8 gpp_ctl_cfg [] = { GPP_CTL, 0x0f };
  79. static u8 scan_ctl_cfg [] = { SCAN_CTL, 0x0d };
  80. static u8 irq_cfg [] = { INTERRUPT_EN_0, 0x00, 0x00, 0x00, 0x00 };
  81. struct saa7134_dev *dev= fe->dvb->priv;
  82. printk("%s: %s called\n",dev->name,__FUNCTION__);
  83. mt352_write(fe, clock_config, sizeof(clock_config));
  84. udelay(200);
  85. mt352_write(fe, reset, sizeof(reset));
  86. mt352_write(fe, adc_ctl_1_cfg, sizeof(adc_ctl_1_cfg));
  87. mt352_write(fe, agc_cfg, sizeof(agc_cfg));
  88. mt352_write(fe, capt_range_cfg, sizeof(capt_range_cfg));
  89. mt352_write(fe, gpp_ctl_cfg, sizeof(gpp_ctl_cfg));
  90. mt352_write(fe, fsm_ctl_cfg, sizeof(fsm_ctl_cfg));
  91. mt352_write(fe, scan_ctl_cfg, sizeof(scan_ctl_cfg));
  92. mt352_write(fe, irq_cfg, sizeof(irq_cfg));
  93. return 0;
  94. }
  95. static int mt352_pinnacle_pll_set(struct dvb_frontend* fe,
  96. struct dvb_frontend_parameters* params,
  97. u8* pllbuf)
  98. {
  99. static int on = TDA9887_PRESENT | TDA9887_PORT2_INACTIVE;
  100. static int off = TDA9887_PRESENT | TDA9887_PORT2_ACTIVE;
  101. struct saa7134_dev *dev = fe->dvb->priv;
  102. struct v4l2_frequency f;
  103. /* set frequency (mt2050) */
  104. f.tuner = 0;
  105. f.type = V4L2_TUNER_DIGITAL_TV;
  106. f.frequency = params->frequency / 1000 * 16 / 1000;
  107. saa7134_i2c_call_clients(dev,TDA9887_SET_CONFIG,&on);
  108. saa7134_i2c_call_clients(dev,VIDIOC_S_FREQUENCY,&f);
  109. saa7134_i2c_call_clients(dev,TDA9887_SET_CONFIG,&off);
  110. pinnacle_antenna_pwr(dev, antenna_pwr);
  111. /* mt352 setup */
  112. mt352_pinnacle_init(fe);
  113. pllbuf[0] = 0xc2;
  114. pllbuf[1] = 0x00;
  115. pllbuf[2] = 0x00;
  116. pllbuf[3] = 0x80;
  117. pllbuf[4] = 0x00;
  118. return 0;
  119. }
  120. static struct mt352_config pinnacle_300i = {
  121. .demod_address = 0x3c >> 1,
  122. .adc_clock = 20333,
  123. .if2 = 36150,
  124. .no_tuner = 1,
  125. .demod_init = mt352_pinnacle_init,
  126. .pll_set = mt352_pinnacle_pll_set,
  127. };
  128. #endif
  129. /* ------------------------------------------------------------------ */
  130. #if CONFIG_DVB_TDA1004X
  131. static int philips_tu1216_pll_init(struct dvb_frontend *fe)
  132. {
  133. struct saa7134_dev *dev = fe->dvb->priv;
  134. static u8 tu1216_init[] = { 0x0b, 0xf5, 0x85, 0xab };
  135. struct i2c_msg tuner_msg = {.addr = 0x60,.flags = 0,.buf = tu1216_init,.len = sizeof(tu1216_init) };
  136. /* setup PLL configuration */
  137. if (i2c_transfer(&dev->i2c_adap, &tuner_msg, 1) != 1)
  138. return -EIO;
  139. msleep(1);
  140. return 0;
  141. }
  142. static int philips_tu1216_pll_set(struct dvb_frontend *fe, struct dvb_frontend_parameters *params)
  143. {
  144. struct saa7134_dev *dev = fe->dvb->priv;
  145. u8 tuner_buf[4];
  146. struct i2c_msg tuner_msg = {.addr = 0x60,.flags = 0,.buf = tuner_buf,.len =
  147. sizeof(tuner_buf) };
  148. int tuner_frequency = 0;
  149. u8 band, cp, filter;
  150. /* determine charge pump */
  151. tuner_frequency = params->frequency + 36166000;
  152. if (tuner_frequency < 87000000)
  153. return -EINVAL;
  154. else if (tuner_frequency < 130000000)
  155. cp = 3;
  156. else if (tuner_frequency < 160000000)
  157. cp = 5;
  158. else if (tuner_frequency < 200000000)
  159. cp = 6;
  160. else if (tuner_frequency < 290000000)
  161. cp = 3;
  162. else if (tuner_frequency < 420000000)
  163. cp = 5;
  164. else if (tuner_frequency < 480000000)
  165. cp = 6;
  166. else if (tuner_frequency < 620000000)
  167. cp = 3;
  168. else if (tuner_frequency < 830000000)
  169. cp = 5;
  170. else if (tuner_frequency < 895000000)
  171. cp = 7;
  172. else
  173. return -EINVAL;
  174. /* determine band */
  175. if (params->frequency < 49000000)
  176. return -EINVAL;
  177. else if (params->frequency < 161000000)
  178. band = 1;
  179. else if (params->frequency < 444000000)
  180. band = 2;
  181. else if (params->frequency < 861000000)
  182. band = 4;
  183. else
  184. return -EINVAL;
  185. /* setup PLL filter */
  186. switch (params->u.ofdm.bandwidth) {
  187. case BANDWIDTH_6_MHZ:
  188. filter = 0;
  189. break;
  190. case BANDWIDTH_7_MHZ:
  191. filter = 0;
  192. break;
  193. case BANDWIDTH_8_MHZ:
  194. filter = 1;
  195. break;
  196. default:
  197. return -EINVAL;
  198. }
  199. /* calculate divisor
  200. * ((36166000+((1000000/6)/2)) + Finput)/(1000000/6)
  201. */
  202. tuner_frequency = (((params->frequency / 1000) * 6) + 217496) / 1000;
  203. /* setup tuner buffer */
  204. tuner_buf[0] = (tuner_frequency >> 8) & 0x7f;
  205. tuner_buf[1] = tuner_frequency & 0xff;
  206. tuner_buf[2] = 0xca;
  207. tuner_buf[3] = (cp << 5) | (filter << 3) | band;
  208. if (i2c_transfer(&dev->i2c_adap, &tuner_msg, 1) != 1)
  209. return -EIO;
  210. msleep(1);
  211. return 0;
  212. }
  213. static int philips_tu1216_request_firmware(struct dvb_frontend *fe,
  214. const struct firmware **fw, char *name)
  215. {
  216. struct saa7134_dev *dev = fe->dvb->priv;
  217. return request_firmware(fw, name, &dev->pci->dev);
  218. }
  219. static struct tda1004x_config philips_tu1216_config = {
  220. .demod_address = 0x8,
  221. .invert = 1,
  222. .invert_oclk = 1,
  223. .xtal_freq = TDA10046_XTAL_4M,
  224. .agc_config = TDA10046_AGC_DEFAULT,
  225. .if_freq = TDA10046_FREQ_3617,
  226. .pll_init = philips_tu1216_pll_init,
  227. .pll_set = philips_tu1216_pll_set,
  228. .pll_sleep = NULL,
  229. .request_firmware = philips_tu1216_request_firmware,
  230. };
  231. /* ------------------------------------------------------------------ */
  232. static int philips_fmd1216_pll_init(struct dvb_frontend *fe)
  233. {
  234. struct saa7134_dev *dev = fe->dvb->priv;
  235. /* this message is to set up ATC and ALC */
  236. static u8 fmd1216_init[] = { 0x0b, 0xdc, 0x9c, 0xa0 };
  237. struct i2c_msg tuner_msg = {.addr = 0x61,.flags = 0,.buf = fmd1216_init,.len = sizeof(fmd1216_init) };
  238. if (i2c_transfer(&dev->i2c_adap, &tuner_msg, 1) != 1)
  239. return -EIO;
  240. msleep(1);
  241. return 0;
  242. }
  243. static void philips_fmd1216_analog(struct dvb_frontend *fe)
  244. {
  245. struct saa7134_dev *dev = fe->dvb->priv;
  246. /* this message actually turns the tuner back to analog mode */
  247. static u8 fmd1216_init[] = { 0x0b, 0xdc, 0x9c, 0x60 };
  248. struct i2c_msg tuner_msg = {.addr = 0x61,.flags = 0,.buf = fmd1216_init,.len = sizeof(fmd1216_init) };
  249. i2c_transfer(&dev->i2c_adap, &tuner_msg, 1);
  250. msleep(1);
  251. fmd1216_init[2] = 0x86;
  252. fmd1216_init[3] = 0x54;
  253. i2c_transfer(&dev->i2c_adap, &tuner_msg, 1);
  254. msleep(1);
  255. }
  256. static int philips_fmd1216_pll_set(struct dvb_frontend *fe, struct dvb_frontend_parameters *params)
  257. {
  258. struct saa7134_dev *dev = fe->dvb->priv;
  259. u8 tuner_buf[4];
  260. struct i2c_msg tuner_msg = {.addr = 0x61,.flags = 0,.buf = tuner_buf,.len =
  261. sizeof(tuner_buf) };
  262. int tuner_frequency = 0;
  263. int divider = 0;
  264. u8 band, mode, cp;
  265. /* determine charge pump */
  266. tuner_frequency = params->frequency + 36130000;
  267. if (tuner_frequency < 87000000)
  268. return -EINVAL;
  269. /* low band */
  270. else if (tuner_frequency < 180000000) {
  271. band = 1;
  272. mode = 7;
  273. cp = 0;
  274. } else if (tuner_frequency < 195000000) {
  275. band = 1;
  276. mode = 6;
  277. cp = 1;
  278. /* mid band */
  279. } else if (tuner_frequency < 366000000) {
  280. if (params->u.ofdm.bandwidth == BANDWIDTH_8_MHZ) {
  281. band = 10;
  282. } else {
  283. band = 2;
  284. }
  285. mode = 7;
  286. cp = 0;
  287. } else if (tuner_frequency < 478000000) {
  288. if (params->u.ofdm.bandwidth == BANDWIDTH_8_MHZ) {
  289. band = 10;
  290. } else {
  291. band = 2;
  292. }
  293. mode = 6;
  294. cp = 1;
  295. /* high band */
  296. } else if (tuner_frequency < 662000000) {
  297. if (params->u.ofdm.bandwidth == BANDWIDTH_8_MHZ) {
  298. band = 12;
  299. } else {
  300. band = 4;
  301. }
  302. mode = 7;
  303. cp = 0;
  304. } else if (tuner_frequency < 840000000) {
  305. if (params->u.ofdm.bandwidth == BANDWIDTH_8_MHZ) {
  306. band = 12;
  307. } else {
  308. band = 4;
  309. }
  310. mode = 6;
  311. cp = 1;
  312. } else {
  313. if (params->u.ofdm.bandwidth == BANDWIDTH_8_MHZ) {
  314. band = 12;
  315. } else {
  316. band = 4;
  317. }
  318. mode = 7;
  319. cp = 1;
  320. }
  321. /* calculate divisor */
  322. /* ((36166000 + Finput) / 166666) rounded! */
  323. divider = (tuner_frequency + 83333) / 166667;
  324. /* setup tuner buffer */
  325. tuner_buf[0] = (divider >> 8) & 0x7f;
  326. tuner_buf[1] = divider & 0xff;
  327. tuner_buf[2] = 0x80 | (cp << 6) | (mode << 3) | 4;
  328. tuner_buf[3] = 0x40 | band;
  329. if (i2c_transfer(&dev->i2c_adap, &tuner_msg, 1) != 1)
  330. return -EIO;
  331. return 0;
  332. }
  333. static struct tda1004x_config medion_cardbus = {
  334. .demod_address = 0x08,
  335. .invert = 1,
  336. .invert_oclk = 0,
  337. .xtal_freq = TDA10046_XTAL_16M,
  338. .agc_config = TDA10046_AGC_IFO_AUTO_NEG,
  339. .if_freq = TDA10046_FREQ_3613,
  340. .pll_init = philips_fmd1216_pll_init,
  341. .pll_set = philips_fmd1216_pll_set,
  342. .pll_sleep = philips_fmd1216_analog,
  343. .request_firmware = NULL,
  344. };
  345. /* ------------------------------------------------------------------ */
  346. struct tda827x_data {
  347. u32 lomax;
  348. u8 spd;
  349. u8 bs;
  350. u8 bp;
  351. u8 cp;
  352. u8 gc3;
  353. u8 div1p5;
  354. };
  355. static struct tda827x_data tda827x_dvbt[] = {
  356. { .lomax = 62000000, .spd = 3, .bs = 2, .bp = 0, .cp = 0, .gc3 = 3, .div1p5 = 1},
  357. { .lomax = 66000000, .spd = 3, .bs = 3, .bp = 0, .cp = 0, .gc3 = 3, .div1p5 = 1},
  358. { .lomax = 76000000, .spd = 3, .bs = 1, .bp = 0, .cp = 0, .gc3 = 3, .div1p5 = 0},
  359. { .lomax = 84000000, .spd = 3, .bs = 2, .bp = 0, .cp = 0, .gc3 = 3, .div1p5 = 0},
  360. { .lomax = 93000000, .spd = 3, .bs = 2, .bp = 0, .cp = 0, .gc3 = 1, .div1p5 = 0},
  361. { .lomax = 98000000, .spd = 3, .bs = 3, .bp = 0, .cp = 0, .gc3 = 1, .div1p5 = 0},
  362. { .lomax = 109000000, .spd = 3, .bs = 3, .bp = 1, .cp = 0, .gc3 = 1, .div1p5 = 0},
  363. { .lomax = 123000000, .spd = 2, .bs = 2, .bp = 1, .cp = 0, .gc3 = 1, .div1p5 = 1},
  364. { .lomax = 133000000, .spd = 2, .bs = 3, .bp = 1, .cp = 0, .gc3 = 1, .div1p5 = 1},
  365. { .lomax = 151000000, .spd = 2, .bs = 1, .bp = 1, .cp = 0, .gc3 = 1, .div1p5 = 0},
  366. { .lomax = 154000000, .spd = 2, .bs = 2, .bp = 1, .cp = 0, .gc3 = 1, .div1p5 = 0},
  367. { .lomax = 181000000, .spd = 2, .bs = 2, .bp = 1, .cp = 0, .gc3 = 0, .div1p5 = 0},
  368. { .lomax = 185000000, .spd = 2, .bs = 2, .bp = 2, .cp = 0, .gc3 = 1, .div1p5 = 0},
  369. { .lomax = 217000000, .spd = 2, .bs = 3, .bp = 2, .cp = 0, .gc3 = 1, .div1p5 = 0},
  370. { .lomax = 244000000, .spd = 1, .bs = 2, .bp = 2, .cp = 0, .gc3 = 1, .div1p5 = 1},
  371. { .lomax = 265000000, .spd = 1, .bs = 3, .bp = 2, .cp = 0, .gc3 = 1, .div1p5 = 1},
  372. { .lomax = 302000000, .spd = 1, .bs = 1, .bp = 2, .cp = 0, .gc3 = 1, .div1p5 = 0},
  373. { .lomax = 324000000, .spd = 1, .bs = 2, .bp = 2, .cp = 0, .gc3 = 1, .div1p5 = 0},
  374. { .lomax = 370000000, .spd = 1, .bs = 2, .bp = 3, .cp = 0, .gc3 = 1, .div1p5 = 0},
  375. { .lomax = 454000000, .spd = 1, .bs = 3, .bp = 3, .cp = 0, .gc3 = 1, .div1p5 = 0},
  376. { .lomax = 493000000, .spd = 0, .bs = 2, .bp = 3, .cp = 0, .gc3 = 1, .div1p5 = 1},
  377. { .lomax = 530000000, .spd = 0, .bs = 3, .bp = 3, .cp = 0, .gc3 = 1, .div1p5 = 1},
  378. { .lomax = 554000000, .spd = 0, .bs = 1, .bp = 3, .cp = 0, .gc3 = 1, .div1p5 = 0},
  379. { .lomax = 604000000, .spd = 0, .bs = 1, .bp = 4, .cp = 0, .gc3 = 0, .div1p5 = 0},
  380. { .lomax = 696000000, .spd = 0, .bs = 2, .bp = 4, .cp = 0, .gc3 = 0, .div1p5 = 0},
  381. { .lomax = 740000000, .spd = 0, .bs = 2, .bp = 4, .cp = 1, .gc3 = 0, .div1p5 = 0},
  382. { .lomax = 820000000, .spd = 0, .bs = 3, .bp = 4, .cp = 0, .gc3 = 0, .div1p5 = 0},
  383. { .lomax = 865000000, .spd = 0, .bs = 3, .bp = 4, .cp = 1, .gc3 = 0, .div1p5 = 0},
  384. { .lomax = 0, .spd = 0, .bs = 0, .bp = 0, .cp = 0, .gc3 = 0, .div1p5 = 0}
  385. };
  386. static int philips_tda827x_pll_init(struct dvb_frontend *fe)
  387. {
  388. return 0;
  389. }
  390. static int philips_tda827x_pll_set(struct dvb_frontend *fe, struct dvb_frontend_parameters *params)
  391. {
  392. struct saa7134_dev *dev = fe->dvb->priv;
  393. u8 tuner_buf[14];
  394. struct i2c_msg tuner_msg = {.addr = 0x60,.flags = 0,.buf = tuner_buf,
  395. .len = sizeof(tuner_buf) };
  396. int i, tuner_freq, if_freq;
  397. u32 N;
  398. switch (params->u.ofdm.bandwidth) {
  399. case BANDWIDTH_6_MHZ:
  400. if_freq = 4000000;
  401. break;
  402. case BANDWIDTH_7_MHZ:
  403. if_freq = 4500000;
  404. break;
  405. default: /* 8 MHz or Auto */
  406. if_freq = 5000000;
  407. break;
  408. }
  409. tuner_freq = params->frequency + if_freq;
  410. i = 0;
  411. while (tda827x_dvbt[i].lomax < tuner_freq) {
  412. if(tda827x_dvbt[i + 1].lomax == 0)
  413. break;
  414. i++;
  415. }
  416. N = ((tuner_freq + 125000) / 250000) << (tda827x_dvbt[i].spd + 2);
  417. tuner_buf[0] = 0;
  418. tuner_buf[1] = (N>>8) | 0x40;
  419. tuner_buf[2] = N & 0xff;
  420. tuner_buf[3] = 0;
  421. tuner_buf[4] = 0x52;
  422. tuner_buf[5] = (tda827x_dvbt[i].spd << 6) + (tda827x_dvbt[i].div1p5 << 5) +
  423. (tda827x_dvbt[i].bs << 3) + tda827x_dvbt[i].bp;
  424. tuner_buf[6] = (tda827x_dvbt[i].gc3 << 4) + 0x8f;
  425. tuner_buf[7] = 0xbf;
  426. tuner_buf[8] = 0x2a;
  427. tuner_buf[9] = 0x05;
  428. tuner_buf[10] = 0xff;
  429. tuner_buf[11] = 0x00;
  430. tuner_buf[12] = 0x00;
  431. tuner_buf[13] = 0x40;
  432. tuner_msg.len = 14;
  433. if (i2c_transfer(&dev->i2c_adap, &tuner_msg, 1) != 1)
  434. return -EIO;
  435. msleep(500);
  436. /* correct CP value */
  437. tuner_buf[0] = 0x30;
  438. tuner_buf[1] = 0x50 + tda827x_dvbt[i].cp;
  439. tuner_msg.len = 2;
  440. i2c_transfer(&dev->i2c_adap, &tuner_msg, 1);
  441. return 0;
  442. }
  443. static void philips_tda827x_pll_sleep(struct dvb_frontend *fe)
  444. {
  445. struct saa7134_dev *dev = fe->dvb->priv;
  446. static u8 tda827x_sleep[] = { 0x30, 0xd0};
  447. struct i2c_msg tuner_msg = {.addr = 0x60,.flags = 0,.buf = tda827x_sleep,
  448. .len = sizeof(tda827x_sleep) };
  449. i2c_transfer(&dev->i2c_adap, &tuner_msg, 1);
  450. }
  451. static struct tda1004x_config tda827x_lifeview_config = {
  452. .demod_address = 0x08,
  453. .invert = 1,
  454. .invert_oclk = 0,
  455. .xtal_freq = TDA10046_XTAL_16M,
  456. .agc_config = TDA10046_AGC_TDA827X,
  457. .if_freq = TDA10046_FREQ_045,
  458. .pll_init = philips_tda827x_pll_init,
  459. .pll_set = philips_tda827x_pll_set,
  460. .pll_sleep = philips_tda827x_pll_sleep,
  461. .request_firmware = NULL,
  462. };
  463. #endif
  464. /* ------------------------------------------------------------------ */
  465. static int dvb_init(struct saa7134_dev *dev)
  466. {
  467. /* init struct videobuf_dvb */
  468. dev->ts.nr_bufs = 32;
  469. dev->ts.nr_packets = 32*4;
  470. dev->dvb.name = dev->name;
  471. videobuf_queue_init(&dev->dvb.dvbq, &saa7134_ts_qops,
  472. dev->pci, &dev->slock,
  473. V4L2_BUF_TYPE_VIDEO_CAPTURE,
  474. V4L2_FIELD_ALTERNATE,
  475. sizeof(struct saa7134_buf),
  476. dev);
  477. switch (dev->board) {
  478. #if CONFIG_DVB_MT352
  479. case SAA7134_BOARD_PINNACLE_300I_DVBT_PAL:
  480. printk("%s: pinnacle 300i dvb setup\n",dev->name);
  481. dev->dvb.frontend = mt352_attach(&pinnacle_300i,
  482. &dev->i2c_adap);
  483. break;
  484. #endif
  485. #if CONFIG_DVB_TDA1004X
  486. case SAA7134_BOARD_MD7134:
  487. dev->dvb.frontend = tda10046_attach(&medion_cardbus,
  488. &dev->i2c_adap);
  489. break;
  490. case SAA7134_BOARD_PHILIPS_TOUGH:
  491. dev->dvb.frontend = tda10046_attach(&philips_tu1216_config,
  492. &dev->i2c_adap);
  493. break;
  494. case SAA7134_BOARD_FLYDVBTDUO:
  495. dev->dvb.frontend = tda10046_attach(&tda827x_lifeview_config,
  496. &dev->i2c_adap);
  497. break;
  498. case SAA7134_BOARD_THYPHOON_DVBT_DUO_CARDBUS:
  499. dev->dvb.frontend = tda10046_attach(&tda827x_lifeview_config,
  500. &dev->i2c_adap);
  501. break;
  502. #endif
  503. default:
  504. printk("%s: Huh? unknown DVB card?\n",dev->name);
  505. break;
  506. }
  507. if (NULL == dev->dvb.frontend) {
  508. printk("%s: frontend initialization failed\n",dev->name);
  509. return -1;
  510. }
  511. /* register everything else */
  512. return videobuf_dvb_register(&dev->dvb, THIS_MODULE, dev);
  513. }
  514. static int dvb_fini(struct saa7134_dev *dev)
  515. {
  516. static int on = TDA9887_PRESENT | TDA9887_PORT2_INACTIVE;
  517. switch (dev->board) {
  518. case SAA7134_BOARD_PINNACLE_300I_DVBT_PAL:
  519. /* otherwise we don't detect the tuner on next insmod */
  520. saa7134_i2c_call_clients(dev,TDA9887_SET_CONFIG,&on);
  521. break;
  522. };
  523. videobuf_dvb_unregister(&dev->dvb);
  524. return 0;
  525. }
  526. static struct saa7134_mpeg_ops dvb_ops = {
  527. .type = SAA7134_MPEG_DVB,
  528. .init = dvb_init,
  529. .fini = dvb_fini,
  530. };
  531. static int __init dvb_register(void)
  532. {
  533. return saa7134_ts_register(&dvb_ops);
  534. }
  535. static void __exit dvb_unregister(void)
  536. {
  537. saa7134_ts_unregister(&dvb_ops);
  538. }
  539. module_init(dvb_register);
  540. module_exit(dvb_unregister);
  541. /* ------------------------------------------------------------------ */
  542. /*
  543. * Local variables:
  544. * c-basic-offset: 8
  545. * End:
  546. */