twl4030.c 68 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065206620672068206920702071207220732074207520762077207820792080208120822083208420852086208720882089209020912092209320942095209620972098209921002101210221032104210521062107210821092110211121122113211421152116211721182119212021212122212321242125212621272128212921302131213221332134213521362137213821392140214121422143214421452146214721482149215021512152215321542155215621572158215921602161216221632164216521662167216821692170217121722173217421752176217721782179218021812182218321842185218621872188218921902191219221932194219521962197219821992200220122022203220422052206220722082209221022112212221322142215221622172218221922202221222222232224222522262227222822292230223122322233223422352236223722382239224022412242224322442245224622472248224922502251225222532254225522562257225822592260226122622263226422652266226722682269227022712272227322742275227622772278
  1. /*
  2. * ALSA SoC TWL4030 codec driver
  3. *
  4. * Author: Steve Sakoman, <steve@sakoman.com>
  5. *
  6. * This program is free software; you can redistribute it and/or
  7. * modify it under the terms of the GNU General Public License
  8. * version 2 as published by the Free Software Foundation.
  9. *
  10. * This program is distributed in the hope that it will be useful, but
  11. * WITHOUT ANY WARRANTY; without even the implied warranty of
  12. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
  13. * General Public License for more details.
  14. *
  15. * You should have received a copy of the GNU General Public License
  16. * along with this program; if not, write to the Free Software
  17. * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA
  18. * 02110-1301 USA
  19. *
  20. */
  21. #include <linux/module.h>
  22. #include <linux/moduleparam.h>
  23. #include <linux/init.h>
  24. #include <linux/delay.h>
  25. #include <linux/pm.h>
  26. #include <linux/i2c.h>
  27. #include <linux/platform_device.h>
  28. #include <linux/i2c/twl4030.h>
  29. #include <sound/core.h>
  30. #include <sound/pcm.h>
  31. #include <sound/pcm_params.h>
  32. #include <sound/soc.h>
  33. #include <sound/soc-dapm.h>
  34. #include <sound/initval.h>
  35. #include <sound/tlv.h>
  36. #include "twl4030.h"
  37. /*
  38. * twl4030 register cache & default register settings
  39. */
  40. static const u8 twl4030_reg[TWL4030_CACHEREGNUM] = {
  41. 0x00, /* this register not used */
  42. 0x91, /* REG_CODEC_MODE (0x1) */
  43. 0xc3, /* REG_OPTION (0x2) */
  44. 0x00, /* REG_UNKNOWN (0x3) */
  45. 0x00, /* REG_MICBIAS_CTL (0x4) */
  46. 0x20, /* REG_ANAMICL (0x5) */
  47. 0x00, /* REG_ANAMICR (0x6) */
  48. 0x00, /* REG_AVADC_CTL (0x7) */
  49. 0x00, /* REG_ADCMICSEL (0x8) */
  50. 0x00, /* REG_DIGMIXING (0x9) */
  51. 0x0c, /* REG_ATXL1PGA (0xA) */
  52. 0x0c, /* REG_ATXR1PGA (0xB) */
  53. 0x00, /* REG_AVTXL2PGA (0xC) */
  54. 0x00, /* REG_AVTXR2PGA (0xD) */
  55. 0x01, /* REG_AUDIO_IF (0xE) */
  56. 0x00, /* REG_VOICE_IF (0xF) */
  57. 0x00, /* REG_ARXR1PGA (0x10) */
  58. 0x00, /* REG_ARXL1PGA (0x11) */
  59. 0x6c, /* REG_ARXR2PGA (0x12) */
  60. 0x6c, /* REG_ARXL2PGA (0x13) */
  61. 0x00, /* REG_VRXPGA (0x14) */
  62. 0x00, /* REG_VSTPGA (0x15) */
  63. 0x00, /* REG_VRX2ARXPGA (0x16) */
  64. 0x0c, /* REG_AVDAC_CTL (0x17) */
  65. 0x00, /* REG_ARX2VTXPGA (0x18) */
  66. 0x00, /* REG_ARXL1_APGA_CTL (0x19) */
  67. 0x00, /* REG_ARXR1_APGA_CTL (0x1A) */
  68. 0x4b, /* REG_ARXL2_APGA_CTL (0x1B) */
  69. 0x4b, /* REG_ARXR2_APGA_CTL (0x1C) */
  70. 0x00, /* REG_ATX2ARXPGA (0x1D) */
  71. 0x00, /* REG_BT_IF (0x1E) */
  72. 0x00, /* REG_BTPGA (0x1F) */
  73. 0x00, /* REG_BTSTPGA (0x20) */
  74. 0x00, /* REG_EAR_CTL (0x21) */
  75. 0x24, /* REG_HS_SEL (0x22) */
  76. 0x0a, /* REG_HS_GAIN_SET (0x23) */
  77. 0x00, /* REG_HS_POPN_SET (0x24) */
  78. 0x00, /* REG_PREDL_CTL (0x25) */
  79. 0x00, /* REG_PREDR_CTL (0x26) */
  80. 0x00, /* REG_PRECKL_CTL (0x27) */
  81. 0x00, /* REG_PRECKR_CTL (0x28) */
  82. 0x00, /* REG_HFL_CTL (0x29) */
  83. 0x00, /* REG_HFR_CTL (0x2A) */
  84. 0x00, /* REG_ALC_CTL (0x2B) */
  85. 0x00, /* REG_ALC_SET1 (0x2C) */
  86. 0x00, /* REG_ALC_SET2 (0x2D) */
  87. 0x00, /* REG_BOOST_CTL (0x2E) */
  88. 0x00, /* REG_SOFTVOL_CTL (0x2F) */
  89. 0x00, /* REG_DTMF_FREQSEL (0x30) */
  90. 0x00, /* REG_DTMF_TONEXT1H (0x31) */
  91. 0x00, /* REG_DTMF_TONEXT1L (0x32) */
  92. 0x00, /* REG_DTMF_TONEXT2H (0x33) */
  93. 0x00, /* REG_DTMF_TONEXT2L (0x34) */
  94. 0x00, /* REG_DTMF_TONOFF (0x35) */
  95. 0x00, /* REG_DTMF_WANONOFF (0x36) */
  96. 0x00, /* REG_I2S_RX_SCRAMBLE_H (0x37) */
  97. 0x00, /* REG_I2S_RX_SCRAMBLE_M (0x38) */
  98. 0x00, /* REG_I2S_RX_SCRAMBLE_L (0x39) */
  99. 0x16, /* REG_APLL_CTL (0x3A) */
  100. 0x00, /* REG_DTMF_CTL (0x3B) */
  101. 0x00, /* REG_DTMF_PGA_CTL2 (0x3C) */
  102. 0x00, /* REG_DTMF_PGA_CTL1 (0x3D) */
  103. 0x00, /* REG_MISC_SET_1 (0x3E) */
  104. 0x00, /* REG_PCMBTMUX (0x3F) */
  105. 0x00, /* not used (0x40) */
  106. 0x00, /* not used (0x41) */
  107. 0x00, /* not used (0x42) */
  108. 0x00, /* REG_RX_PATH_SEL (0x43) */
  109. 0x00, /* REG_VDL_APGA_CTL (0x44) */
  110. 0x00, /* REG_VIBRA_CTL (0x45) */
  111. 0x00, /* REG_VIBRA_SET (0x46) */
  112. 0x00, /* REG_VIBRA_PWM_SET (0x47) */
  113. 0x00, /* REG_ANAMIC_GAIN (0x48) */
  114. 0x00, /* REG_MISC_SET_2 (0x49) */
  115. 0x00, /* REG_SW_SHADOW (0x4A) - Shadow, non HW register */
  116. };
  117. /* codec private data */
  118. struct twl4030_priv {
  119. struct snd_soc_codec codec;
  120. unsigned int codec_powered;
  121. unsigned int apll_enabled;
  122. struct snd_pcm_substream *master_substream;
  123. struct snd_pcm_substream *slave_substream;
  124. unsigned int configured;
  125. unsigned int rate;
  126. unsigned int sample_bits;
  127. unsigned int channels;
  128. unsigned int sysclk;
  129. /* Headset output state handling */
  130. unsigned int hsl_enabled;
  131. unsigned int hsr_enabled;
  132. };
  133. /*
  134. * read twl4030 register cache
  135. */
  136. static inline unsigned int twl4030_read_reg_cache(struct snd_soc_codec *codec,
  137. unsigned int reg)
  138. {
  139. u8 *cache = codec->reg_cache;
  140. if (reg >= TWL4030_CACHEREGNUM)
  141. return -EIO;
  142. return cache[reg];
  143. }
  144. /*
  145. * write twl4030 register cache
  146. */
  147. static inline void twl4030_write_reg_cache(struct snd_soc_codec *codec,
  148. u8 reg, u8 value)
  149. {
  150. u8 *cache = codec->reg_cache;
  151. if (reg >= TWL4030_CACHEREGNUM)
  152. return;
  153. cache[reg] = value;
  154. }
  155. /*
  156. * write to the twl4030 register space
  157. */
  158. static int twl4030_write(struct snd_soc_codec *codec,
  159. unsigned int reg, unsigned int value)
  160. {
  161. twl4030_write_reg_cache(codec, reg, value);
  162. if (likely(reg < TWL4030_REG_SW_SHADOW))
  163. return twl4030_i2c_write_u8(TWL4030_MODULE_AUDIO_VOICE, value,
  164. reg);
  165. else
  166. return 0;
  167. }
  168. static void twl4030_codec_enable(struct snd_soc_codec *codec, int enable)
  169. {
  170. struct twl4030_priv *twl4030 = codec->private_data;
  171. int mode;
  172. if (enable == twl4030->codec_powered)
  173. return;
  174. if (enable)
  175. mode = twl4030_codec_enable_resource(TWL4030_CODEC_RES_POWER);
  176. else
  177. mode = twl4030_codec_disable_resource(TWL4030_CODEC_RES_POWER);
  178. if (mode >= 0) {
  179. twl4030_write_reg_cache(codec, TWL4030_REG_CODEC_MODE, mode);
  180. twl4030->codec_powered = enable;
  181. }
  182. /* REVISIT: this delay is present in TI sample drivers */
  183. /* but there seems to be no TRM requirement for it */
  184. udelay(10);
  185. }
  186. static void twl4030_init_chip(struct snd_soc_codec *codec)
  187. {
  188. u8 *cache = codec->reg_cache;
  189. int i;
  190. /* clear CODECPDZ prior to setting register defaults */
  191. twl4030_codec_enable(codec, 0);
  192. /* set all audio section registers to reasonable defaults */
  193. for (i = TWL4030_REG_OPTION; i <= TWL4030_REG_MISC_SET_2; i++)
  194. twl4030_write(codec, i, cache[i]);
  195. }
  196. static void twl4030_apll_enable(struct snd_soc_codec *codec, int enable)
  197. {
  198. struct twl4030_priv *twl4030 = codec->private_data;
  199. int status;
  200. if (enable == twl4030->apll_enabled)
  201. return;
  202. if (enable)
  203. /* Enable PLL */
  204. status = twl4030_codec_enable_resource(TWL4030_CODEC_RES_APLL);
  205. else
  206. /* Disable PLL */
  207. status = twl4030_codec_disable_resource(TWL4030_CODEC_RES_APLL);
  208. if (status >= 0)
  209. twl4030_write_reg_cache(codec, TWL4030_REG_APLL_CTL, status);
  210. twl4030->apll_enabled = enable;
  211. }
  212. static void twl4030_power_up(struct snd_soc_codec *codec)
  213. {
  214. struct twl4030_priv *twl4030 = codec->private_data;
  215. u8 anamicl, regmisc1, byte;
  216. int i = 0;
  217. if (twl4030->codec_powered)
  218. return;
  219. /* set CODECPDZ to turn on codec */
  220. twl4030_codec_enable(codec, 1);
  221. /* initiate offset cancellation */
  222. anamicl = twl4030_read_reg_cache(codec, TWL4030_REG_ANAMICL);
  223. twl4030_write(codec, TWL4030_REG_ANAMICL,
  224. anamicl | TWL4030_CNCL_OFFSET_START);
  225. /* wait for offset cancellation to complete */
  226. do {
  227. /* this takes a little while, so don't slam i2c */
  228. udelay(2000);
  229. twl4030_i2c_read_u8(TWL4030_MODULE_AUDIO_VOICE, &byte,
  230. TWL4030_REG_ANAMICL);
  231. } while ((i++ < 100) &&
  232. ((byte & TWL4030_CNCL_OFFSET_START) ==
  233. TWL4030_CNCL_OFFSET_START));
  234. /* Make sure that the reg_cache has the same value as the HW */
  235. twl4030_write_reg_cache(codec, TWL4030_REG_ANAMICL, byte);
  236. /* anti-pop when changing analog gain */
  237. regmisc1 = twl4030_read_reg_cache(codec, TWL4030_REG_MISC_SET_1);
  238. twl4030_write(codec, TWL4030_REG_MISC_SET_1,
  239. regmisc1 | TWL4030_SMOOTH_ANAVOL_EN);
  240. /* toggle CODECPDZ as per TRM */
  241. twl4030_codec_enable(codec, 0);
  242. twl4030_codec_enable(codec, 1);
  243. }
  244. /*
  245. * Unconditional power down
  246. */
  247. static void twl4030_power_down(struct snd_soc_codec *codec)
  248. {
  249. /* power down */
  250. twl4030_codec_enable(codec, 0);
  251. }
  252. /* Earpiece */
  253. static const struct snd_kcontrol_new twl4030_dapm_earpiece_controls[] = {
  254. SOC_DAPM_SINGLE("Voice", TWL4030_REG_EAR_CTL, 0, 1, 0),
  255. SOC_DAPM_SINGLE("AudioL1", TWL4030_REG_EAR_CTL, 1, 1, 0),
  256. SOC_DAPM_SINGLE("AudioL2", TWL4030_REG_EAR_CTL, 2, 1, 0),
  257. SOC_DAPM_SINGLE("AudioR1", TWL4030_REG_EAR_CTL, 3, 1, 0),
  258. };
  259. /* PreDrive Left */
  260. static const struct snd_kcontrol_new twl4030_dapm_predrivel_controls[] = {
  261. SOC_DAPM_SINGLE("Voice", TWL4030_REG_PREDL_CTL, 0, 1, 0),
  262. SOC_DAPM_SINGLE("AudioL1", TWL4030_REG_PREDL_CTL, 1, 1, 0),
  263. SOC_DAPM_SINGLE("AudioL2", TWL4030_REG_PREDL_CTL, 2, 1, 0),
  264. SOC_DAPM_SINGLE("AudioR2", TWL4030_REG_PREDL_CTL, 3, 1, 0),
  265. };
  266. /* PreDrive Right */
  267. static const struct snd_kcontrol_new twl4030_dapm_predriver_controls[] = {
  268. SOC_DAPM_SINGLE("Voice", TWL4030_REG_PREDR_CTL, 0, 1, 0),
  269. SOC_DAPM_SINGLE("AudioR1", TWL4030_REG_PREDR_CTL, 1, 1, 0),
  270. SOC_DAPM_SINGLE("AudioR2", TWL4030_REG_PREDR_CTL, 2, 1, 0),
  271. SOC_DAPM_SINGLE("AudioL2", TWL4030_REG_PREDR_CTL, 3, 1, 0),
  272. };
  273. /* Headset Left */
  274. static const struct snd_kcontrol_new twl4030_dapm_hsol_controls[] = {
  275. SOC_DAPM_SINGLE("Voice", TWL4030_REG_HS_SEL, 0, 1, 0),
  276. SOC_DAPM_SINGLE("AudioL1", TWL4030_REG_HS_SEL, 1, 1, 0),
  277. SOC_DAPM_SINGLE("AudioL2", TWL4030_REG_HS_SEL, 2, 1, 0),
  278. };
  279. /* Headset Right */
  280. static const struct snd_kcontrol_new twl4030_dapm_hsor_controls[] = {
  281. SOC_DAPM_SINGLE("Voice", TWL4030_REG_HS_SEL, 3, 1, 0),
  282. SOC_DAPM_SINGLE("AudioR1", TWL4030_REG_HS_SEL, 4, 1, 0),
  283. SOC_DAPM_SINGLE("AudioR2", TWL4030_REG_HS_SEL, 5, 1, 0),
  284. };
  285. /* Carkit Left */
  286. static const struct snd_kcontrol_new twl4030_dapm_carkitl_controls[] = {
  287. SOC_DAPM_SINGLE("Voice", TWL4030_REG_PRECKL_CTL, 0, 1, 0),
  288. SOC_DAPM_SINGLE("AudioL1", TWL4030_REG_PRECKL_CTL, 1, 1, 0),
  289. SOC_DAPM_SINGLE("AudioL2", TWL4030_REG_PRECKL_CTL, 2, 1, 0),
  290. };
  291. /* Carkit Right */
  292. static const struct snd_kcontrol_new twl4030_dapm_carkitr_controls[] = {
  293. SOC_DAPM_SINGLE("Voice", TWL4030_REG_PRECKR_CTL, 0, 1, 0),
  294. SOC_DAPM_SINGLE("AudioR1", TWL4030_REG_PRECKR_CTL, 1, 1, 0),
  295. SOC_DAPM_SINGLE("AudioR2", TWL4030_REG_PRECKR_CTL, 2, 1, 0),
  296. };
  297. /* Handsfree Left */
  298. static const char *twl4030_handsfreel_texts[] =
  299. {"Voice", "AudioL1", "AudioL2", "AudioR2"};
  300. static const struct soc_enum twl4030_handsfreel_enum =
  301. SOC_ENUM_SINGLE(TWL4030_REG_HFL_CTL, 0,
  302. ARRAY_SIZE(twl4030_handsfreel_texts),
  303. twl4030_handsfreel_texts);
  304. static const struct snd_kcontrol_new twl4030_dapm_handsfreel_control =
  305. SOC_DAPM_ENUM("Route", twl4030_handsfreel_enum);
  306. /* Handsfree Left virtual mute */
  307. static const struct snd_kcontrol_new twl4030_dapm_handsfreelmute_control =
  308. SOC_DAPM_SINGLE("Switch", TWL4030_REG_SW_SHADOW, 0, 1, 0);
  309. /* Handsfree Right */
  310. static const char *twl4030_handsfreer_texts[] =
  311. {"Voice", "AudioR1", "AudioR2", "AudioL2"};
  312. static const struct soc_enum twl4030_handsfreer_enum =
  313. SOC_ENUM_SINGLE(TWL4030_REG_HFR_CTL, 0,
  314. ARRAY_SIZE(twl4030_handsfreer_texts),
  315. twl4030_handsfreer_texts);
  316. static const struct snd_kcontrol_new twl4030_dapm_handsfreer_control =
  317. SOC_DAPM_ENUM("Route", twl4030_handsfreer_enum);
  318. /* Handsfree Right virtual mute */
  319. static const struct snd_kcontrol_new twl4030_dapm_handsfreermute_control =
  320. SOC_DAPM_SINGLE("Switch", TWL4030_REG_SW_SHADOW, 1, 1, 0);
  321. /* Vibra */
  322. /* Vibra audio path selection */
  323. static const char *twl4030_vibra_texts[] =
  324. {"AudioL1", "AudioR1", "AudioL2", "AudioR2"};
  325. static const struct soc_enum twl4030_vibra_enum =
  326. SOC_ENUM_SINGLE(TWL4030_REG_VIBRA_CTL, 2,
  327. ARRAY_SIZE(twl4030_vibra_texts),
  328. twl4030_vibra_texts);
  329. static const struct snd_kcontrol_new twl4030_dapm_vibra_control =
  330. SOC_DAPM_ENUM("Route", twl4030_vibra_enum);
  331. /* Vibra path selection: local vibrator (PWM) or audio driven */
  332. static const char *twl4030_vibrapath_texts[] =
  333. {"Local vibrator", "Audio"};
  334. static const struct soc_enum twl4030_vibrapath_enum =
  335. SOC_ENUM_SINGLE(TWL4030_REG_VIBRA_CTL, 4,
  336. ARRAY_SIZE(twl4030_vibrapath_texts),
  337. twl4030_vibrapath_texts);
  338. static const struct snd_kcontrol_new twl4030_dapm_vibrapath_control =
  339. SOC_DAPM_ENUM("Route", twl4030_vibrapath_enum);
  340. /* Left analog microphone selection */
  341. static const struct snd_kcontrol_new twl4030_dapm_analoglmic_controls[] = {
  342. SOC_DAPM_SINGLE("Main Mic Capture Switch",
  343. TWL4030_REG_ANAMICL, 0, 1, 0),
  344. SOC_DAPM_SINGLE("Headset Mic Capture Switch",
  345. TWL4030_REG_ANAMICL, 1, 1, 0),
  346. SOC_DAPM_SINGLE("AUXL Capture Switch",
  347. TWL4030_REG_ANAMICL, 2, 1, 0),
  348. SOC_DAPM_SINGLE("Carkit Mic Capture Switch",
  349. TWL4030_REG_ANAMICL, 3, 1, 0),
  350. };
  351. /* Right analog microphone selection */
  352. static const struct snd_kcontrol_new twl4030_dapm_analogrmic_controls[] = {
  353. SOC_DAPM_SINGLE("Sub Mic Capture Switch", TWL4030_REG_ANAMICR, 0, 1, 0),
  354. SOC_DAPM_SINGLE("AUXR Capture Switch", TWL4030_REG_ANAMICR, 2, 1, 0),
  355. };
  356. /* TX1 L/R Analog/Digital microphone selection */
  357. static const char *twl4030_micpathtx1_texts[] =
  358. {"Analog", "Digimic0"};
  359. static const struct soc_enum twl4030_micpathtx1_enum =
  360. SOC_ENUM_SINGLE(TWL4030_REG_ADCMICSEL, 0,
  361. ARRAY_SIZE(twl4030_micpathtx1_texts),
  362. twl4030_micpathtx1_texts);
  363. static const struct snd_kcontrol_new twl4030_dapm_micpathtx1_control =
  364. SOC_DAPM_ENUM("Route", twl4030_micpathtx1_enum);
  365. /* TX2 L/R Analog/Digital microphone selection */
  366. static const char *twl4030_micpathtx2_texts[] =
  367. {"Analog", "Digimic1"};
  368. static const struct soc_enum twl4030_micpathtx2_enum =
  369. SOC_ENUM_SINGLE(TWL4030_REG_ADCMICSEL, 2,
  370. ARRAY_SIZE(twl4030_micpathtx2_texts),
  371. twl4030_micpathtx2_texts);
  372. static const struct snd_kcontrol_new twl4030_dapm_micpathtx2_control =
  373. SOC_DAPM_ENUM("Route", twl4030_micpathtx2_enum);
  374. /* Analog bypass for AudioR1 */
  375. static const struct snd_kcontrol_new twl4030_dapm_abypassr1_control =
  376. SOC_DAPM_SINGLE("Switch", TWL4030_REG_ARXR1_APGA_CTL, 2, 1, 0);
  377. /* Analog bypass for AudioL1 */
  378. static const struct snd_kcontrol_new twl4030_dapm_abypassl1_control =
  379. SOC_DAPM_SINGLE("Switch", TWL4030_REG_ARXL1_APGA_CTL, 2, 1, 0);
  380. /* Analog bypass for AudioR2 */
  381. static const struct snd_kcontrol_new twl4030_dapm_abypassr2_control =
  382. SOC_DAPM_SINGLE("Switch", TWL4030_REG_ARXR2_APGA_CTL, 2, 1, 0);
  383. /* Analog bypass for AudioL2 */
  384. static const struct snd_kcontrol_new twl4030_dapm_abypassl2_control =
  385. SOC_DAPM_SINGLE("Switch", TWL4030_REG_ARXL2_APGA_CTL, 2, 1, 0);
  386. /* Analog bypass for Voice */
  387. static const struct snd_kcontrol_new twl4030_dapm_abypassv_control =
  388. SOC_DAPM_SINGLE("Switch", TWL4030_REG_VDL_APGA_CTL, 2, 1, 0);
  389. /* Digital bypass gain, 0 mutes the bypass */
  390. static const unsigned int twl4030_dapm_dbypass_tlv[] = {
  391. TLV_DB_RANGE_HEAD(2),
  392. 0, 3, TLV_DB_SCALE_ITEM(-2400, 0, 1),
  393. 4, 7, TLV_DB_SCALE_ITEM(-1800, 600, 0),
  394. };
  395. /* Digital bypass left (TX1L -> RX2L) */
  396. static const struct snd_kcontrol_new twl4030_dapm_dbypassl_control =
  397. SOC_DAPM_SINGLE_TLV("Volume",
  398. TWL4030_REG_ATX2ARXPGA, 3, 7, 0,
  399. twl4030_dapm_dbypass_tlv);
  400. /* Digital bypass right (TX1R -> RX2R) */
  401. static const struct snd_kcontrol_new twl4030_dapm_dbypassr_control =
  402. SOC_DAPM_SINGLE_TLV("Volume",
  403. TWL4030_REG_ATX2ARXPGA, 0, 7, 0,
  404. twl4030_dapm_dbypass_tlv);
  405. /*
  406. * Voice Sidetone GAIN volume control:
  407. * from -51 to -10 dB in 1 dB steps (mute instead of -51 dB)
  408. */
  409. static DECLARE_TLV_DB_SCALE(twl4030_dapm_dbypassv_tlv, -5100, 100, 1);
  410. /* Digital bypass voice: sidetone (VUL -> VDL)*/
  411. static const struct snd_kcontrol_new twl4030_dapm_dbypassv_control =
  412. SOC_DAPM_SINGLE_TLV("Volume",
  413. TWL4030_REG_VSTPGA, 0, 0x29, 0,
  414. twl4030_dapm_dbypassv_tlv);
  415. static int micpath_event(struct snd_soc_dapm_widget *w,
  416. struct snd_kcontrol *kcontrol, int event)
  417. {
  418. struct soc_enum *e = (struct soc_enum *)w->kcontrols->private_value;
  419. unsigned char adcmicsel, micbias_ctl;
  420. adcmicsel = twl4030_read_reg_cache(w->codec, TWL4030_REG_ADCMICSEL);
  421. micbias_ctl = twl4030_read_reg_cache(w->codec, TWL4030_REG_MICBIAS_CTL);
  422. /* Prepare the bits for the given TX path:
  423. * shift_l == 0: TX1 microphone path
  424. * shift_l == 2: TX2 microphone path */
  425. if (e->shift_l) {
  426. /* TX2 microphone path */
  427. if (adcmicsel & TWL4030_TX2IN_SEL)
  428. micbias_ctl |= TWL4030_MICBIAS2_CTL; /* digimic */
  429. else
  430. micbias_ctl &= ~TWL4030_MICBIAS2_CTL;
  431. } else {
  432. /* TX1 microphone path */
  433. if (adcmicsel & TWL4030_TX1IN_SEL)
  434. micbias_ctl |= TWL4030_MICBIAS1_CTL; /* digimic */
  435. else
  436. micbias_ctl &= ~TWL4030_MICBIAS1_CTL;
  437. }
  438. twl4030_write(w->codec, TWL4030_REG_MICBIAS_CTL, micbias_ctl);
  439. return 0;
  440. }
  441. /*
  442. * Output PGA builder:
  443. * Handle the muting and unmuting of the given output (turning off the
  444. * amplifier associated with the output pin)
  445. * On mute bypass the reg_cache and mute the volume
  446. * On unmute: restore the register content
  447. * Outputs handled in this way: Earpiece, PreDrivL/R, CarkitL/R
  448. */
  449. #define TWL4030_OUTPUT_PGA(pin_name, reg, mask) \
  450. static int pin_name##pga_event(struct snd_soc_dapm_widget *w, \
  451. struct snd_kcontrol *kcontrol, int event) \
  452. { \
  453. u8 reg_val; \
  454. \
  455. switch (event) { \
  456. case SND_SOC_DAPM_POST_PMU: \
  457. twl4030_write(w->codec, reg, \
  458. twl4030_read_reg_cache(w->codec, reg)); \
  459. break; \
  460. case SND_SOC_DAPM_POST_PMD: \
  461. reg_val = twl4030_read_reg_cache(w->codec, reg); \
  462. twl4030_i2c_write_u8(TWL4030_MODULE_AUDIO_VOICE, \
  463. reg_val & (~mask), \
  464. reg); \
  465. break; \
  466. } \
  467. return 0; \
  468. }
  469. TWL4030_OUTPUT_PGA(earpiece, TWL4030_REG_EAR_CTL, TWL4030_EAR_GAIN);
  470. TWL4030_OUTPUT_PGA(predrivel, TWL4030_REG_PREDL_CTL, TWL4030_PREDL_GAIN);
  471. TWL4030_OUTPUT_PGA(predriver, TWL4030_REG_PREDR_CTL, TWL4030_PREDR_GAIN);
  472. TWL4030_OUTPUT_PGA(carkitl, TWL4030_REG_PRECKL_CTL, TWL4030_PRECKL_GAIN);
  473. TWL4030_OUTPUT_PGA(carkitr, TWL4030_REG_PRECKR_CTL, TWL4030_PRECKR_GAIN);
  474. static void handsfree_ramp(struct snd_soc_codec *codec, int reg, int ramp)
  475. {
  476. unsigned char hs_ctl;
  477. hs_ctl = twl4030_read_reg_cache(codec, reg);
  478. if (ramp) {
  479. /* HF ramp-up */
  480. hs_ctl |= TWL4030_HF_CTL_REF_EN;
  481. twl4030_write(codec, reg, hs_ctl);
  482. udelay(10);
  483. hs_ctl |= TWL4030_HF_CTL_RAMP_EN;
  484. twl4030_write(codec, reg, hs_ctl);
  485. udelay(40);
  486. hs_ctl |= TWL4030_HF_CTL_LOOP_EN;
  487. hs_ctl |= TWL4030_HF_CTL_HB_EN;
  488. twl4030_write(codec, reg, hs_ctl);
  489. } else {
  490. /* HF ramp-down */
  491. hs_ctl &= ~TWL4030_HF_CTL_LOOP_EN;
  492. hs_ctl &= ~TWL4030_HF_CTL_HB_EN;
  493. twl4030_write(codec, reg, hs_ctl);
  494. hs_ctl &= ~TWL4030_HF_CTL_RAMP_EN;
  495. twl4030_write(codec, reg, hs_ctl);
  496. udelay(40);
  497. hs_ctl &= ~TWL4030_HF_CTL_REF_EN;
  498. twl4030_write(codec, reg, hs_ctl);
  499. }
  500. }
  501. static int handsfreelpga_event(struct snd_soc_dapm_widget *w,
  502. struct snd_kcontrol *kcontrol, int event)
  503. {
  504. switch (event) {
  505. case SND_SOC_DAPM_POST_PMU:
  506. handsfree_ramp(w->codec, TWL4030_REG_HFL_CTL, 1);
  507. break;
  508. case SND_SOC_DAPM_POST_PMD:
  509. handsfree_ramp(w->codec, TWL4030_REG_HFL_CTL, 0);
  510. break;
  511. }
  512. return 0;
  513. }
  514. static int handsfreerpga_event(struct snd_soc_dapm_widget *w,
  515. struct snd_kcontrol *kcontrol, int event)
  516. {
  517. switch (event) {
  518. case SND_SOC_DAPM_POST_PMU:
  519. handsfree_ramp(w->codec, TWL4030_REG_HFR_CTL, 1);
  520. break;
  521. case SND_SOC_DAPM_POST_PMD:
  522. handsfree_ramp(w->codec, TWL4030_REG_HFR_CTL, 0);
  523. break;
  524. }
  525. return 0;
  526. }
  527. static int vibramux_event(struct snd_soc_dapm_widget *w,
  528. struct snd_kcontrol *kcontrol, int event)
  529. {
  530. twl4030_write(w->codec, TWL4030_REG_VIBRA_SET, 0xff);
  531. return 0;
  532. }
  533. static void headset_ramp(struct snd_soc_codec *codec, int ramp)
  534. {
  535. struct snd_soc_device *socdev = codec->socdev;
  536. struct twl4030_setup_data *setup = socdev->codec_data;
  537. unsigned char hs_gain, hs_pop;
  538. struct twl4030_priv *twl4030 = codec->private_data;
  539. /* Base values for ramp delay calculation: 2^19 - 2^26 */
  540. unsigned int ramp_base[] = {524288, 1048576, 2097152, 4194304,
  541. 8388608, 16777216, 33554432, 67108864};
  542. hs_gain = twl4030_read_reg_cache(codec, TWL4030_REG_HS_GAIN_SET);
  543. hs_pop = twl4030_read_reg_cache(codec, TWL4030_REG_HS_POPN_SET);
  544. /* Enable external mute control, this dramatically reduces
  545. * the pop-noise */
  546. if (setup && setup->hs_extmute) {
  547. if (setup->set_hs_extmute) {
  548. setup->set_hs_extmute(1);
  549. } else {
  550. hs_pop |= TWL4030_EXTMUTE;
  551. twl4030_write(codec, TWL4030_REG_HS_POPN_SET, hs_pop);
  552. }
  553. }
  554. if (ramp) {
  555. /* Headset ramp-up according to the TRM */
  556. hs_pop |= TWL4030_VMID_EN;
  557. twl4030_write(codec, TWL4030_REG_HS_POPN_SET, hs_pop);
  558. twl4030_write(codec, TWL4030_REG_HS_GAIN_SET, hs_gain);
  559. hs_pop |= TWL4030_RAMP_EN;
  560. twl4030_write(codec, TWL4030_REG_HS_POPN_SET, hs_pop);
  561. /* Wait ramp delay time + 1, so the VMID can settle */
  562. mdelay((ramp_base[(hs_pop & TWL4030_RAMP_DELAY) >> 2] /
  563. twl4030->sysclk) + 1);
  564. } else {
  565. /* Headset ramp-down _not_ according to
  566. * the TRM, but in a way that it is working */
  567. hs_pop &= ~TWL4030_RAMP_EN;
  568. twl4030_write(codec, TWL4030_REG_HS_POPN_SET, hs_pop);
  569. /* Wait ramp delay time + 1, so the VMID can settle */
  570. mdelay((ramp_base[(hs_pop & TWL4030_RAMP_DELAY) >> 2] /
  571. twl4030->sysclk) + 1);
  572. /* Bypass the reg_cache to mute the headset */
  573. twl4030_i2c_write_u8(TWL4030_MODULE_AUDIO_VOICE,
  574. hs_gain & (~0x0f),
  575. TWL4030_REG_HS_GAIN_SET);
  576. hs_pop &= ~TWL4030_VMID_EN;
  577. twl4030_write(codec, TWL4030_REG_HS_POPN_SET, hs_pop);
  578. }
  579. /* Disable external mute */
  580. if (setup && setup->hs_extmute) {
  581. if (setup->set_hs_extmute) {
  582. setup->set_hs_extmute(0);
  583. } else {
  584. hs_pop &= ~TWL4030_EXTMUTE;
  585. twl4030_write(codec, TWL4030_REG_HS_POPN_SET, hs_pop);
  586. }
  587. }
  588. }
  589. static int headsetlpga_event(struct snd_soc_dapm_widget *w,
  590. struct snd_kcontrol *kcontrol, int event)
  591. {
  592. struct twl4030_priv *twl4030 = w->codec->private_data;
  593. switch (event) {
  594. case SND_SOC_DAPM_POST_PMU:
  595. /* Do the ramp-up only once */
  596. if (!twl4030->hsr_enabled)
  597. headset_ramp(w->codec, 1);
  598. twl4030->hsl_enabled = 1;
  599. break;
  600. case SND_SOC_DAPM_POST_PMD:
  601. /* Do the ramp-down only if both headsetL/R is disabled */
  602. if (!twl4030->hsr_enabled)
  603. headset_ramp(w->codec, 0);
  604. twl4030->hsl_enabled = 0;
  605. break;
  606. }
  607. return 0;
  608. }
  609. static int headsetrpga_event(struct snd_soc_dapm_widget *w,
  610. struct snd_kcontrol *kcontrol, int event)
  611. {
  612. struct twl4030_priv *twl4030 = w->codec->private_data;
  613. switch (event) {
  614. case SND_SOC_DAPM_POST_PMU:
  615. /* Do the ramp-up only once */
  616. if (!twl4030->hsl_enabled)
  617. headset_ramp(w->codec, 1);
  618. twl4030->hsr_enabled = 1;
  619. break;
  620. case SND_SOC_DAPM_POST_PMD:
  621. /* Do the ramp-down only if both headsetL/R is disabled */
  622. if (!twl4030->hsl_enabled)
  623. headset_ramp(w->codec, 0);
  624. twl4030->hsr_enabled = 0;
  625. break;
  626. }
  627. return 0;
  628. }
  629. /*
  630. * Some of the gain controls in TWL (mostly those which are associated with
  631. * the outputs) are implemented in an interesting way:
  632. * 0x0 : Power down (mute)
  633. * 0x1 : 6dB
  634. * 0x2 : 0 dB
  635. * 0x3 : -6 dB
  636. * Inverting not going to help with these.
  637. * Custom volsw and volsw_2r get/put functions to handle these gain bits.
  638. */
  639. #define SOC_DOUBLE_TLV_TWL4030(xname, xreg, shift_left, shift_right, xmax,\
  640. xinvert, tlv_array) \
  641. { .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname),\
  642. .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ |\
  643. SNDRV_CTL_ELEM_ACCESS_READWRITE,\
  644. .tlv.p = (tlv_array), \
  645. .info = snd_soc_info_volsw, \
  646. .get = snd_soc_get_volsw_twl4030, \
  647. .put = snd_soc_put_volsw_twl4030, \
  648. .private_value = (unsigned long)&(struct soc_mixer_control) \
  649. {.reg = xreg, .shift = shift_left, .rshift = shift_right,\
  650. .max = xmax, .invert = xinvert} }
  651. #define SOC_DOUBLE_R_TLV_TWL4030(xname, reg_left, reg_right, xshift, xmax,\
  652. xinvert, tlv_array) \
  653. { .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname),\
  654. .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ |\
  655. SNDRV_CTL_ELEM_ACCESS_READWRITE,\
  656. .tlv.p = (tlv_array), \
  657. .info = snd_soc_info_volsw_2r, \
  658. .get = snd_soc_get_volsw_r2_twl4030,\
  659. .put = snd_soc_put_volsw_r2_twl4030, \
  660. .private_value = (unsigned long)&(struct soc_mixer_control) \
  661. {.reg = reg_left, .rreg = reg_right, .shift = xshift, \
  662. .rshift = xshift, .max = xmax, .invert = xinvert} }
  663. #define SOC_SINGLE_TLV_TWL4030(xname, xreg, xshift, xmax, xinvert, tlv_array) \
  664. SOC_DOUBLE_TLV_TWL4030(xname, xreg, xshift, xshift, xmax, \
  665. xinvert, tlv_array)
  666. static int snd_soc_get_volsw_twl4030(struct snd_kcontrol *kcontrol,
  667. struct snd_ctl_elem_value *ucontrol)
  668. {
  669. struct soc_mixer_control *mc =
  670. (struct soc_mixer_control *)kcontrol->private_value;
  671. struct snd_soc_codec *codec = snd_kcontrol_chip(kcontrol);
  672. unsigned int reg = mc->reg;
  673. unsigned int shift = mc->shift;
  674. unsigned int rshift = mc->rshift;
  675. int max = mc->max;
  676. int mask = (1 << fls(max)) - 1;
  677. ucontrol->value.integer.value[0] =
  678. (snd_soc_read(codec, reg) >> shift) & mask;
  679. if (ucontrol->value.integer.value[0])
  680. ucontrol->value.integer.value[0] =
  681. max + 1 - ucontrol->value.integer.value[0];
  682. if (shift != rshift) {
  683. ucontrol->value.integer.value[1] =
  684. (snd_soc_read(codec, reg) >> rshift) & mask;
  685. if (ucontrol->value.integer.value[1])
  686. ucontrol->value.integer.value[1] =
  687. max + 1 - ucontrol->value.integer.value[1];
  688. }
  689. return 0;
  690. }
  691. static int snd_soc_put_volsw_twl4030(struct snd_kcontrol *kcontrol,
  692. struct snd_ctl_elem_value *ucontrol)
  693. {
  694. struct soc_mixer_control *mc =
  695. (struct soc_mixer_control *)kcontrol->private_value;
  696. struct snd_soc_codec *codec = snd_kcontrol_chip(kcontrol);
  697. unsigned int reg = mc->reg;
  698. unsigned int shift = mc->shift;
  699. unsigned int rshift = mc->rshift;
  700. int max = mc->max;
  701. int mask = (1 << fls(max)) - 1;
  702. unsigned short val, val2, val_mask;
  703. val = (ucontrol->value.integer.value[0] & mask);
  704. val_mask = mask << shift;
  705. if (val)
  706. val = max + 1 - val;
  707. val = val << shift;
  708. if (shift != rshift) {
  709. val2 = (ucontrol->value.integer.value[1] & mask);
  710. val_mask |= mask << rshift;
  711. if (val2)
  712. val2 = max + 1 - val2;
  713. val |= val2 << rshift;
  714. }
  715. return snd_soc_update_bits(codec, reg, val_mask, val);
  716. }
  717. static int snd_soc_get_volsw_r2_twl4030(struct snd_kcontrol *kcontrol,
  718. struct snd_ctl_elem_value *ucontrol)
  719. {
  720. struct soc_mixer_control *mc =
  721. (struct soc_mixer_control *)kcontrol->private_value;
  722. struct snd_soc_codec *codec = snd_kcontrol_chip(kcontrol);
  723. unsigned int reg = mc->reg;
  724. unsigned int reg2 = mc->rreg;
  725. unsigned int shift = mc->shift;
  726. int max = mc->max;
  727. int mask = (1<<fls(max))-1;
  728. ucontrol->value.integer.value[0] =
  729. (snd_soc_read(codec, reg) >> shift) & mask;
  730. ucontrol->value.integer.value[1] =
  731. (snd_soc_read(codec, reg2) >> shift) & mask;
  732. if (ucontrol->value.integer.value[0])
  733. ucontrol->value.integer.value[0] =
  734. max + 1 - ucontrol->value.integer.value[0];
  735. if (ucontrol->value.integer.value[1])
  736. ucontrol->value.integer.value[1] =
  737. max + 1 - ucontrol->value.integer.value[1];
  738. return 0;
  739. }
  740. static int snd_soc_put_volsw_r2_twl4030(struct snd_kcontrol *kcontrol,
  741. struct snd_ctl_elem_value *ucontrol)
  742. {
  743. struct soc_mixer_control *mc =
  744. (struct soc_mixer_control *)kcontrol->private_value;
  745. struct snd_soc_codec *codec = snd_kcontrol_chip(kcontrol);
  746. unsigned int reg = mc->reg;
  747. unsigned int reg2 = mc->rreg;
  748. unsigned int shift = mc->shift;
  749. int max = mc->max;
  750. int mask = (1 << fls(max)) - 1;
  751. int err;
  752. unsigned short val, val2, val_mask;
  753. val_mask = mask << shift;
  754. val = (ucontrol->value.integer.value[0] & mask);
  755. val2 = (ucontrol->value.integer.value[1] & mask);
  756. if (val)
  757. val = max + 1 - val;
  758. if (val2)
  759. val2 = max + 1 - val2;
  760. val = val << shift;
  761. val2 = val2 << shift;
  762. err = snd_soc_update_bits(codec, reg, val_mask, val);
  763. if (err < 0)
  764. return err;
  765. err = snd_soc_update_bits(codec, reg2, val_mask, val2);
  766. return err;
  767. }
  768. /* Codec operation modes */
  769. static const char *twl4030_op_modes_texts[] = {
  770. "Option 2 (voice/audio)", "Option 1 (audio)"
  771. };
  772. static const struct soc_enum twl4030_op_modes_enum =
  773. SOC_ENUM_SINGLE(TWL4030_REG_CODEC_MODE, 0,
  774. ARRAY_SIZE(twl4030_op_modes_texts),
  775. twl4030_op_modes_texts);
  776. static int snd_soc_put_twl4030_opmode_enum_double(struct snd_kcontrol *kcontrol,
  777. struct snd_ctl_elem_value *ucontrol)
  778. {
  779. struct snd_soc_codec *codec = snd_kcontrol_chip(kcontrol);
  780. struct twl4030_priv *twl4030 = codec->private_data;
  781. struct soc_enum *e = (struct soc_enum *)kcontrol->private_value;
  782. unsigned short val;
  783. unsigned short mask, bitmask;
  784. if (twl4030->configured) {
  785. printk(KERN_ERR "twl4030 operation mode cannot be "
  786. "changed on-the-fly\n");
  787. return -EBUSY;
  788. }
  789. for (bitmask = 1; bitmask < e->max; bitmask <<= 1)
  790. ;
  791. if (ucontrol->value.enumerated.item[0] > e->max - 1)
  792. return -EINVAL;
  793. val = ucontrol->value.enumerated.item[0] << e->shift_l;
  794. mask = (bitmask - 1) << e->shift_l;
  795. if (e->shift_l != e->shift_r) {
  796. if (ucontrol->value.enumerated.item[1] > e->max - 1)
  797. return -EINVAL;
  798. val |= ucontrol->value.enumerated.item[1] << e->shift_r;
  799. mask |= (bitmask - 1) << e->shift_r;
  800. }
  801. return snd_soc_update_bits(codec, e->reg, mask, val);
  802. }
  803. /*
  804. * FGAIN volume control:
  805. * from -62 to 0 dB in 1 dB steps (mute instead of -63 dB)
  806. */
  807. static DECLARE_TLV_DB_SCALE(digital_fine_tlv, -6300, 100, 1);
  808. /*
  809. * CGAIN volume control:
  810. * 0 dB to 12 dB in 6 dB steps
  811. * value 2 and 3 means 12 dB
  812. */
  813. static DECLARE_TLV_DB_SCALE(digital_coarse_tlv, 0, 600, 0);
  814. /*
  815. * Voice Downlink GAIN volume control:
  816. * from -37 to 12 dB in 1 dB steps (mute instead of -37 dB)
  817. */
  818. static DECLARE_TLV_DB_SCALE(digital_voice_downlink_tlv, -3700, 100, 1);
  819. /*
  820. * Analog playback gain
  821. * -24 dB to 12 dB in 2 dB steps
  822. */
  823. static DECLARE_TLV_DB_SCALE(analog_tlv, -2400, 200, 0);
  824. /*
  825. * Gain controls tied to outputs
  826. * -6 dB to 6 dB in 6 dB steps (mute instead of -12)
  827. */
  828. static DECLARE_TLV_DB_SCALE(output_tvl, -1200, 600, 1);
  829. /*
  830. * Gain control for earpiece amplifier
  831. * 0 dB to 12 dB in 6 dB steps (mute instead of -6)
  832. */
  833. static DECLARE_TLV_DB_SCALE(output_ear_tvl, -600, 600, 1);
  834. /*
  835. * Capture gain after the ADCs
  836. * from 0 dB to 31 dB in 1 dB steps
  837. */
  838. static DECLARE_TLV_DB_SCALE(digital_capture_tlv, 0, 100, 0);
  839. /*
  840. * Gain control for input amplifiers
  841. * 0 dB to 30 dB in 6 dB steps
  842. */
  843. static DECLARE_TLV_DB_SCALE(input_gain_tlv, 0, 600, 0);
  844. /* AVADC clock priority */
  845. static const char *twl4030_avadc_clk_priority_texts[] = {
  846. "Voice high priority", "HiFi high priority"
  847. };
  848. static const struct soc_enum twl4030_avadc_clk_priority_enum =
  849. SOC_ENUM_SINGLE(TWL4030_REG_AVADC_CTL, 2,
  850. ARRAY_SIZE(twl4030_avadc_clk_priority_texts),
  851. twl4030_avadc_clk_priority_texts);
  852. static const char *twl4030_rampdelay_texts[] = {
  853. "27/20/14 ms", "55/40/27 ms", "109/81/55 ms", "218/161/109 ms",
  854. "437/323/218 ms", "874/645/437 ms", "1748/1291/874 ms",
  855. "3495/2581/1748 ms"
  856. };
  857. static const struct soc_enum twl4030_rampdelay_enum =
  858. SOC_ENUM_SINGLE(TWL4030_REG_HS_POPN_SET, 2,
  859. ARRAY_SIZE(twl4030_rampdelay_texts),
  860. twl4030_rampdelay_texts);
  861. /* Vibra H-bridge direction mode */
  862. static const char *twl4030_vibradirmode_texts[] = {
  863. "Vibra H-bridge direction", "Audio data MSB",
  864. };
  865. static const struct soc_enum twl4030_vibradirmode_enum =
  866. SOC_ENUM_SINGLE(TWL4030_REG_VIBRA_CTL, 5,
  867. ARRAY_SIZE(twl4030_vibradirmode_texts),
  868. twl4030_vibradirmode_texts);
  869. /* Vibra H-bridge direction */
  870. static const char *twl4030_vibradir_texts[] = {
  871. "Positive polarity", "Negative polarity",
  872. };
  873. static const struct soc_enum twl4030_vibradir_enum =
  874. SOC_ENUM_SINGLE(TWL4030_REG_VIBRA_CTL, 1,
  875. ARRAY_SIZE(twl4030_vibradir_texts),
  876. twl4030_vibradir_texts);
  877. static const struct snd_kcontrol_new twl4030_snd_controls[] = {
  878. /* Codec operation mode control */
  879. SOC_ENUM_EXT("Codec Operation Mode", twl4030_op_modes_enum,
  880. snd_soc_get_enum_double,
  881. snd_soc_put_twl4030_opmode_enum_double),
  882. /* Common playback gain controls */
  883. SOC_DOUBLE_R_TLV("DAC1 Digital Fine Playback Volume",
  884. TWL4030_REG_ARXL1PGA, TWL4030_REG_ARXR1PGA,
  885. 0, 0x3f, 0, digital_fine_tlv),
  886. SOC_DOUBLE_R_TLV("DAC2 Digital Fine Playback Volume",
  887. TWL4030_REG_ARXL2PGA, TWL4030_REG_ARXR2PGA,
  888. 0, 0x3f, 0, digital_fine_tlv),
  889. SOC_DOUBLE_R_TLV("DAC1 Digital Coarse Playback Volume",
  890. TWL4030_REG_ARXL1PGA, TWL4030_REG_ARXR1PGA,
  891. 6, 0x2, 0, digital_coarse_tlv),
  892. SOC_DOUBLE_R_TLV("DAC2 Digital Coarse Playback Volume",
  893. TWL4030_REG_ARXL2PGA, TWL4030_REG_ARXR2PGA,
  894. 6, 0x2, 0, digital_coarse_tlv),
  895. SOC_DOUBLE_R_TLV("DAC1 Analog Playback Volume",
  896. TWL4030_REG_ARXL1_APGA_CTL, TWL4030_REG_ARXR1_APGA_CTL,
  897. 3, 0x12, 1, analog_tlv),
  898. SOC_DOUBLE_R_TLV("DAC2 Analog Playback Volume",
  899. TWL4030_REG_ARXL2_APGA_CTL, TWL4030_REG_ARXR2_APGA_CTL,
  900. 3, 0x12, 1, analog_tlv),
  901. SOC_DOUBLE_R("DAC1 Analog Playback Switch",
  902. TWL4030_REG_ARXL1_APGA_CTL, TWL4030_REG_ARXR1_APGA_CTL,
  903. 1, 1, 0),
  904. SOC_DOUBLE_R("DAC2 Analog Playback Switch",
  905. TWL4030_REG_ARXL2_APGA_CTL, TWL4030_REG_ARXR2_APGA_CTL,
  906. 1, 1, 0),
  907. /* Common voice downlink gain controls */
  908. SOC_SINGLE_TLV("DAC Voice Digital Downlink Volume",
  909. TWL4030_REG_VRXPGA, 0, 0x31, 0, digital_voice_downlink_tlv),
  910. SOC_SINGLE_TLV("DAC Voice Analog Downlink Volume",
  911. TWL4030_REG_VDL_APGA_CTL, 3, 0x12, 1, analog_tlv),
  912. SOC_SINGLE("DAC Voice Analog Downlink Switch",
  913. TWL4030_REG_VDL_APGA_CTL, 1, 1, 0),
  914. /* Separate output gain controls */
  915. SOC_DOUBLE_R_TLV_TWL4030("PreDriv Playback Volume",
  916. TWL4030_REG_PREDL_CTL, TWL4030_REG_PREDR_CTL,
  917. 4, 3, 0, output_tvl),
  918. SOC_DOUBLE_TLV_TWL4030("Headset Playback Volume",
  919. TWL4030_REG_HS_GAIN_SET, 0, 2, 3, 0, output_tvl),
  920. SOC_DOUBLE_R_TLV_TWL4030("Carkit Playback Volume",
  921. TWL4030_REG_PRECKL_CTL, TWL4030_REG_PRECKR_CTL,
  922. 4, 3, 0, output_tvl),
  923. SOC_SINGLE_TLV_TWL4030("Earpiece Playback Volume",
  924. TWL4030_REG_EAR_CTL, 4, 3, 0, output_ear_tvl),
  925. /* Common capture gain controls */
  926. SOC_DOUBLE_R_TLV("TX1 Digital Capture Volume",
  927. TWL4030_REG_ATXL1PGA, TWL4030_REG_ATXR1PGA,
  928. 0, 0x1f, 0, digital_capture_tlv),
  929. SOC_DOUBLE_R_TLV("TX2 Digital Capture Volume",
  930. TWL4030_REG_AVTXL2PGA, TWL4030_REG_AVTXR2PGA,
  931. 0, 0x1f, 0, digital_capture_tlv),
  932. SOC_DOUBLE_TLV("Analog Capture Volume", TWL4030_REG_ANAMIC_GAIN,
  933. 0, 3, 5, 0, input_gain_tlv),
  934. SOC_ENUM("AVADC Clock Priority", twl4030_avadc_clk_priority_enum),
  935. SOC_ENUM("HS ramp delay", twl4030_rampdelay_enum),
  936. SOC_ENUM("Vibra H-bridge mode", twl4030_vibradirmode_enum),
  937. SOC_ENUM("Vibra H-bridge direction", twl4030_vibradir_enum),
  938. };
  939. static const struct snd_soc_dapm_widget twl4030_dapm_widgets[] = {
  940. /* Left channel inputs */
  941. SND_SOC_DAPM_INPUT("MAINMIC"),
  942. SND_SOC_DAPM_INPUT("HSMIC"),
  943. SND_SOC_DAPM_INPUT("AUXL"),
  944. SND_SOC_DAPM_INPUT("CARKITMIC"),
  945. /* Right channel inputs */
  946. SND_SOC_DAPM_INPUT("SUBMIC"),
  947. SND_SOC_DAPM_INPUT("AUXR"),
  948. /* Digital microphones (Stereo) */
  949. SND_SOC_DAPM_INPUT("DIGIMIC0"),
  950. SND_SOC_DAPM_INPUT("DIGIMIC1"),
  951. /* Outputs */
  952. SND_SOC_DAPM_OUTPUT("OUTL"),
  953. SND_SOC_DAPM_OUTPUT("OUTR"),
  954. SND_SOC_DAPM_OUTPUT("EARPIECE"),
  955. SND_SOC_DAPM_OUTPUT("PREDRIVEL"),
  956. SND_SOC_DAPM_OUTPUT("PREDRIVER"),
  957. SND_SOC_DAPM_OUTPUT("HSOL"),
  958. SND_SOC_DAPM_OUTPUT("HSOR"),
  959. SND_SOC_DAPM_OUTPUT("CARKITL"),
  960. SND_SOC_DAPM_OUTPUT("CARKITR"),
  961. SND_SOC_DAPM_OUTPUT("HFL"),
  962. SND_SOC_DAPM_OUTPUT("HFR"),
  963. SND_SOC_DAPM_OUTPUT("VIBRA"),
  964. /* DACs */
  965. SND_SOC_DAPM_DAC("DAC Right1", "Right Front HiFi Playback",
  966. SND_SOC_NOPM, 0, 0),
  967. SND_SOC_DAPM_DAC("DAC Left1", "Left Front HiFi Playback",
  968. SND_SOC_NOPM, 0, 0),
  969. SND_SOC_DAPM_DAC("DAC Right2", "Right Rear HiFi Playback",
  970. SND_SOC_NOPM, 0, 0),
  971. SND_SOC_DAPM_DAC("DAC Left2", "Left Rear HiFi Playback",
  972. SND_SOC_NOPM, 0, 0),
  973. SND_SOC_DAPM_DAC("DAC Voice", "Voice Playback",
  974. SND_SOC_NOPM, 0, 0),
  975. /* Analog bypasses */
  976. SND_SOC_DAPM_SWITCH("Right1 Analog Loopback", SND_SOC_NOPM, 0, 0,
  977. &twl4030_dapm_abypassr1_control),
  978. SND_SOC_DAPM_SWITCH("Left1 Analog Loopback", SND_SOC_NOPM, 0, 0,
  979. &twl4030_dapm_abypassl1_control),
  980. SND_SOC_DAPM_SWITCH("Right2 Analog Loopback", SND_SOC_NOPM, 0, 0,
  981. &twl4030_dapm_abypassr2_control),
  982. SND_SOC_DAPM_SWITCH("Left2 Analog Loopback", SND_SOC_NOPM, 0, 0,
  983. &twl4030_dapm_abypassl2_control),
  984. SND_SOC_DAPM_SWITCH("Voice Analog Loopback", SND_SOC_NOPM, 0, 0,
  985. &twl4030_dapm_abypassv_control),
  986. /* Master analog loopback switch */
  987. SND_SOC_DAPM_SUPPLY("FM Loop Enable", TWL4030_REG_MISC_SET_1, 5, 0,
  988. NULL, 0),
  989. /* Digital bypasses */
  990. SND_SOC_DAPM_SWITCH("Left Digital Loopback", SND_SOC_NOPM, 0, 0,
  991. &twl4030_dapm_dbypassl_control),
  992. SND_SOC_DAPM_SWITCH("Right Digital Loopback", SND_SOC_NOPM, 0, 0,
  993. &twl4030_dapm_dbypassr_control),
  994. SND_SOC_DAPM_SWITCH("Voice Digital Loopback", SND_SOC_NOPM, 0, 0,
  995. &twl4030_dapm_dbypassv_control),
  996. /* Digital mixers, power control for the physical DACs */
  997. SND_SOC_DAPM_MIXER("Digital R1 Playback Mixer",
  998. TWL4030_REG_AVDAC_CTL, 0, 0, NULL, 0),
  999. SND_SOC_DAPM_MIXER("Digital L1 Playback Mixer",
  1000. TWL4030_REG_AVDAC_CTL, 1, 0, NULL, 0),
  1001. SND_SOC_DAPM_MIXER("Digital R2 Playback Mixer",
  1002. TWL4030_REG_AVDAC_CTL, 2, 0, NULL, 0),
  1003. SND_SOC_DAPM_MIXER("Digital L2 Playback Mixer",
  1004. TWL4030_REG_AVDAC_CTL, 3, 0, NULL, 0),
  1005. SND_SOC_DAPM_MIXER("Digital Voice Playback Mixer",
  1006. TWL4030_REG_AVDAC_CTL, 4, 0, NULL, 0),
  1007. /* Analog mixers, power control for the physical PGAs */
  1008. SND_SOC_DAPM_MIXER("Analog R1 Playback Mixer",
  1009. TWL4030_REG_ARXR1_APGA_CTL, 0, 0, NULL, 0),
  1010. SND_SOC_DAPM_MIXER("Analog L1 Playback Mixer",
  1011. TWL4030_REG_ARXL1_APGA_CTL, 0, 0, NULL, 0),
  1012. SND_SOC_DAPM_MIXER("Analog R2 Playback Mixer",
  1013. TWL4030_REG_ARXR2_APGA_CTL, 0, 0, NULL, 0),
  1014. SND_SOC_DAPM_MIXER("Analog L2 Playback Mixer",
  1015. TWL4030_REG_ARXL2_APGA_CTL, 0, 0, NULL, 0),
  1016. SND_SOC_DAPM_MIXER("Analog Voice Playback Mixer",
  1017. TWL4030_REG_VDL_APGA_CTL, 0, 0, NULL, 0),
  1018. /* Output MIXER controls */
  1019. /* Earpiece */
  1020. SND_SOC_DAPM_MIXER("Earpiece Mixer", SND_SOC_NOPM, 0, 0,
  1021. &twl4030_dapm_earpiece_controls[0],
  1022. ARRAY_SIZE(twl4030_dapm_earpiece_controls)),
  1023. SND_SOC_DAPM_PGA_E("Earpiece PGA", SND_SOC_NOPM,
  1024. 0, 0, NULL, 0, earpiecepga_event,
  1025. SND_SOC_DAPM_POST_PMU|SND_SOC_DAPM_POST_PMD),
  1026. /* PreDrivL/R */
  1027. SND_SOC_DAPM_MIXER("PredriveL Mixer", SND_SOC_NOPM, 0, 0,
  1028. &twl4030_dapm_predrivel_controls[0],
  1029. ARRAY_SIZE(twl4030_dapm_predrivel_controls)),
  1030. SND_SOC_DAPM_PGA_E("PredriveL PGA", SND_SOC_NOPM,
  1031. 0, 0, NULL, 0, predrivelpga_event,
  1032. SND_SOC_DAPM_POST_PMU|SND_SOC_DAPM_POST_PMD),
  1033. SND_SOC_DAPM_MIXER("PredriveR Mixer", SND_SOC_NOPM, 0, 0,
  1034. &twl4030_dapm_predriver_controls[0],
  1035. ARRAY_SIZE(twl4030_dapm_predriver_controls)),
  1036. SND_SOC_DAPM_PGA_E("PredriveR PGA", SND_SOC_NOPM,
  1037. 0, 0, NULL, 0, predriverpga_event,
  1038. SND_SOC_DAPM_POST_PMU|SND_SOC_DAPM_POST_PMD),
  1039. /* HeadsetL/R */
  1040. SND_SOC_DAPM_MIXER("HeadsetL Mixer", SND_SOC_NOPM, 0, 0,
  1041. &twl4030_dapm_hsol_controls[0],
  1042. ARRAY_SIZE(twl4030_dapm_hsol_controls)),
  1043. SND_SOC_DAPM_PGA_E("HeadsetL PGA", SND_SOC_NOPM,
  1044. 0, 0, NULL, 0, headsetlpga_event,
  1045. SND_SOC_DAPM_POST_PMU|SND_SOC_DAPM_POST_PMD),
  1046. SND_SOC_DAPM_MIXER("HeadsetR Mixer", SND_SOC_NOPM, 0, 0,
  1047. &twl4030_dapm_hsor_controls[0],
  1048. ARRAY_SIZE(twl4030_dapm_hsor_controls)),
  1049. SND_SOC_DAPM_PGA_E("HeadsetR PGA", SND_SOC_NOPM,
  1050. 0, 0, NULL, 0, headsetrpga_event,
  1051. SND_SOC_DAPM_POST_PMU|SND_SOC_DAPM_POST_PMD),
  1052. /* CarkitL/R */
  1053. SND_SOC_DAPM_MIXER("CarkitL Mixer", SND_SOC_NOPM, 0, 0,
  1054. &twl4030_dapm_carkitl_controls[0],
  1055. ARRAY_SIZE(twl4030_dapm_carkitl_controls)),
  1056. SND_SOC_DAPM_PGA_E("CarkitL PGA", SND_SOC_NOPM,
  1057. 0, 0, NULL, 0, carkitlpga_event,
  1058. SND_SOC_DAPM_POST_PMU|SND_SOC_DAPM_POST_PMD),
  1059. SND_SOC_DAPM_MIXER("CarkitR Mixer", SND_SOC_NOPM, 0, 0,
  1060. &twl4030_dapm_carkitr_controls[0],
  1061. ARRAY_SIZE(twl4030_dapm_carkitr_controls)),
  1062. SND_SOC_DAPM_PGA_E("CarkitR PGA", SND_SOC_NOPM,
  1063. 0, 0, NULL, 0, carkitrpga_event,
  1064. SND_SOC_DAPM_POST_PMU|SND_SOC_DAPM_POST_PMD),
  1065. /* Output MUX controls */
  1066. /* HandsfreeL/R */
  1067. SND_SOC_DAPM_MUX("HandsfreeL Mux", SND_SOC_NOPM, 0, 0,
  1068. &twl4030_dapm_handsfreel_control),
  1069. SND_SOC_DAPM_SWITCH("HandsfreeL", SND_SOC_NOPM, 0, 0,
  1070. &twl4030_dapm_handsfreelmute_control),
  1071. SND_SOC_DAPM_PGA_E("HandsfreeL PGA", SND_SOC_NOPM,
  1072. 0, 0, NULL, 0, handsfreelpga_event,
  1073. SND_SOC_DAPM_POST_PMU|SND_SOC_DAPM_POST_PMD),
  1074. SND_SOC_DAPM_MUX("HandsfreeR Mux", SND_SOC_NOPM, 5, 0,
  1075. &twl4030_dapm_handsfreer_control),
  1076. SND_SOC_DAPM_SWITCH("HandsfreeR", SND_SOC_NOPM, 0, 0,
  1077. &twl4030_dapm_handsfreermute_control),
  1078. SND_SOC_DAPM_PGA_E("HandsfreeR PGA", SND_SOC_NOPM,
  1079. 0, 0, NULL, 0, handsfreerpga_event,
  1080. SND_SOC_DAPM_POST_PMU|SND_SOC_DAPM_POST_PMD),
  1081. /* Vibra */
  1082. SND_SOC_DAPM_MUX_E("Vibra Mux", TWL4030_REG_VIBRA_CTL, 0, 0,
  1083. &twl4030_dapm_vibra_control, vibramux_event,
  1084. SND_SOC_DAPM_PRE_PMU),
  1085. SND_SOC_DAPM_MUX("Vibra Route", SND_SOC_NOPM, 0, 0,
  1086. &twl4030_dapm_vibrapath_control),
  1087. /* Introducing four virtual ADC, since TWL4030 have four channel for
  1088. capture */
  1089. SND_SOC_DAPM_ADC("ADC Virtual Left1", "Left Front Capture",
  1090. SND_SOC_NOPM, 0, 0),
  1091. SND_SOC_DAPM_ADC("ADC Virtual Right1", "Right Front Capture",
  1092. SND_SOC_NOPM, 0, 0),
  1093. SND_SOC_DAPM_ADC("ADC Virtual Left2", "Left Rear Capture",
  1094. SND_SOC_NOPM, 0, 0),
  1095. SND_SOC_DAPM_ADC("ADC Virtual Right2", "Right Rear Capture",
  1096. SND_SOC_NOPM, 0, 0),
  1097. /* Analog/Digital mic path selection.
  1098. TX1 Left/Right: either analog Left/Right or Digimic0
  1099. TX2 Left/Right: either analog Left/Right or Digimic1 */
  1100. SND_SOC_DAPM_MUX_E("TX1 Capture Route", SND_SOC_NOPM, 0, 0,
  1101. &twl4030_dapm_micpathtx1_control, micpath_event,
  1102. SND_SOC_DAPM_POST_PMU|SND_SOC_DAPM_POST_PMD|
  1103. SND_SOC_DAPM_POST_REG),
  1104. SND_SOC_DAPM_MUX_E("TX2 Capture Route", SND_SOC_NOPM, 0, 0,
  1105. &twl4030_dapm_micpathtx2_control, micpath_event,
  1106. SND_SOC_DAPM_POST_PMU|SND_SOC_DAPM_POST_PMD|
  1107. SND_SOC_DAPM_POST_REG),
  1108. /* Analog input mixers for the capture amplifiers */
  1109. SND_SOC_DAPM_MIXER("Analog Left",
  1110. TWL4030_REG_ANAMICL, 4, 0,
  1111. &twl4030_dapm_analoglmic_controls[0],
  1112. ARRAY_SIZE(twl4030_dapm_analoglmic_controls)),
  1113. SND_SOC_DAPM_MIXER("Analog Right",
  1114. TWL4030_REG_ANAMICR, 4, 0,
  1115. &twl4030_dapm_analogrmic_controls[0],
  1116. ARRAY_SIZE(twl4030_dapm_analogrmic_controls)),
  1117. SND_SOC_DAPM_PGA("ADC Physical Left",
  1118. TWL4030_REG_AVADC_CTL, 3, 0, NULL, 0),
  1119. SND_SOC_DAPM_PGA("ADC Physical Right",
  1120. TWL4030_REG_AVADC_CTL, 1, 0, NULL, 0),
  1121. SND_SOC_DAPM_PGA("Digimic0 Enable",
  1122. TWL4030_REG_ADCMICSEL, 1, 0, NULL, 0),
  1123. SND_SOC_DAPM_PGA("Digimic1 Enable",
  1124. TWL4030_REG_ADCMICSEL, 3, 0, NULL, 0),
  1125. SND_SOC_DAPM_MICBIAS("Mic Bias 1", TWL4030_REG_MICBIAS_CTL, 0, 0),
  1126. SND_SOC_DAPM_MICBIAS("Mic Bias 2", TWL4030_REG_MICBIAS_CTL, 1, 0),
  1127. SND_SOC_DAPM_MICBIAS("Headset Mic Bias", TWL4030_REG_MICBIAS_CTL, 2, 0),
  1128. };
  1129. static const struct snd_soc_dapm_route intercon[] = {
  1130. {"Digital L1 Playback Mixer", NULL, "DAC Left1"},
  1131. {"Digital R1 Playback Mixer", NULL, "DAC Right1"},
  1132. {"Digital L2 Playback Mixer", NULL, "DAC Left2"},
  1133. {"Digital R2 Playback Mixer", NULL, "DAC Right2"},
  1134. {"Digital Voice Playback Mixer", NULL, "DAC Voice"},
  1135. {"Analog L1 Playback Mixer", NULL, "Digital L1 Playback Mixer"},
  1136. {"Analog R1 Playback Mixer", NULL, "Digital R1 Playback Mixer"},
  1137. {"Analog L2 Playback Mixer", NULL, "Digital L2 Playback Mixer"},
  1138. {"Analog R2 Playback Mixer", NULL, "Digital R2 Playback Mixer"},
  1139. {"Analog Voice Playback Mixer", NULL, "Digital Voice Playback Mixer"},
  1140. /* Internal playback routings */
  1141. /* Earpiece */
  1142. {"Earpiece Mixer", "Voice", "Analog Voice Playback Mixer"},
  1143. {"Earpiece Mixer", "AudioL1", "Analog L1 Playback Mixer"},
  1144. {"Earpiece Mixer", "AudioL2", "Analog L2 Playback Mixer"},
  1145. {"Earpiece Mixer", "AudioR1", "Analog R1 Playback Mixer"},
  1146. {"Earpiece PGA", NULL, "Earpiece Mixer"},
  1147. /* PreDrivL */
  1148. {"PredriveL Mixer", "Voice", "Analog Voice Playback Mixer"},
  1149. {"PredriveL Mixer", "AudioL1", "Analog L1 Playback Mixer"},
  1150. {"PredriveL Mixer", "AudioL2", "Analog L2 Playback Mixer"},
  1151. {"PredriveL Mixer", "AudioR2", "Analog R2 Playback Mixer"},
  1152. {"PredriveL PGA", NULL, "PredriveL Mixer"},
  1153. /* PreDrivR */
  1154. {"PredriveR Mixer", "Voice", "Analog Voice Playback Mixer"},
  1155. {"PredriveR Mixer", "AudioR1", "Analog R1 Playback Mixer"},
  1156. {"PredriveR Mixer", "AudioR2", "Analog R2 Playback Mixer"},
  1157. {"PredriveR Mixer", "AudioL2", "Analog L2 Playback Mixer"},
  1158. {"PredriveR PGA", NULL, "PredriveR Mixer"},
  1159. /* HeadsetL */
  1160. {"HeadsetL Mixer", "Voice", "Analog Voice Playback Mixer"},
  1161. {"HeadsetL Mixer", "AudioL1", "Analog L1 Playback Mixer"},
  1162. {"HeadsetL Mixer", "AudioL2", "Analog L2 Playback Mixer"},
  1163. {"HeadsetL PGA", NULL, "HeadsetL Mixer"},
  1164. /* HeadsetR */
  1165. {"HeadsetR Mixer", "Voice", "Analog Voice Playback Mixer"},
  1166. {"HeadsetR Mixer", "AudioR1", "Analog R1 Playback Mixer"},
  1167. {"HeadsetR Mixer", "AudioR2", "Analog R2 Playback Mixer"},
  1168. {"HeadsetR PGA", NULL, "HeadsetR Mixer"},
  1169. /* CarkitL */
  1170. {"CarkitL Mixer", "Voice", "Analog Voice Playback Mixer"},
  1171. {"CarkitL Mixer", "AudioL1", "Analog L1 Playback Mixer"},
  1172. {"CarkitL Mixer", "AudioL2", "Analog L2 Playback Mixer"},
  1173. {"CarkitL PGA", NULL, "CarkitL Mixer"},
  1174. /* CarkitR */
  1175. {"CarkitR Mixer", "Voice", "Analog Voice Playback Mixer"},
  1176. {"CarkitR Mixer", "AudioR1", "Analog R1 Playback Mixer"},
  1177. {"CarkitR Mixer", "AudioR2", "Analog R2 Playback Mixer"},
  1178. {"CarkitR PGA", NULL, "CarkitR Mixer"},
  1179. /* HandsfreeL */
  1180. {"HandsfreeL Mux", "Voice", "Analog Voice Playback Mixer"},
  1181. {"HandsfreeL Mux", "AudioL1", "Analog L1 Playback Mixer"},
  1182. {"HandsfreeL Mux", "AudioL2", "Analog L2 Playback Mixer"},
  1183. {"HandsfreeL Mux", "AudioR2", "Analog R2 Playback Mixer"},
  1184. {"HandsfreeL", "Switch", "HandsfreeL Mux"},
  1185. {"HandsfreeL PGA", NULL, "HandsfreeL"},
  1186. /* HandsfreeR */
  1187. {"HandsfreeR Mux", "Voice", "Analog Voice Playback Mixer"},
  1188. {"HandsfreeR Mux", "AudioR1", "Analog R1 Playback Mixer"},
  1189. {"HandsfreeR Mux", "AudioR2", "Analog R2 Playback Mixer"},
  1190. {"HandsfreeR Mux", "AudioL2", "Analog L2 Playback Mixer"},
  1191. {"HandsfreeR", "Switch", "HandsfreeR Mux"},
  1192. {"HandsfreeR PGA", NULL, "HandsfreeR"},
  1193. /* Vibra */
  1194. {"Vibra Mux", "AudioL1", "DAC Left1"},
  1195. {"Vibra Mux", "AudioR1", "DAC Right1"},
  1196. {"Vibra Mux", "AudioL2", "DAC Left2"},
  1197. {"Vibra Mux", "AudioR2", "DAC Right2"},
  1198. /* outputs */
  1199. {"OUTL", NULL, "Analog L2 Playback Mixer"},
  1200. {"OUTR", NULL, "Analog R2 Playback Mixer"},
  1201. {"EARPIECE", NULL, "Earpiece PGA"},
  1202. {"PREDRIVEL", NULL, "PredriveL PGA"},
  1203. {"PREDRIVER", NULL, "PredriveR PGA"},
  1204. {"HSOL", NULL, "HeadsetL PGA"},
  1205. {"HSOR", NULL, "HeadsetR PGA"},
  1206. {"CARKITL", NULL, "CarkitL PGA"},
  1207. {"CARKITR", NULL, "CarkitR PGA"},
  1208. {"HFL", NULL, "HandsfreeL PGA"},
  1209. {"HFR", NULL, "HandsfreeR PGA"},
  1210. {"Vibra Route", "Audio", "Vibra Mux"},
  1211. {"VIBRA", NULL, "Vibra Route"},
  1212. /* Capture path */
  1213. {"Analog Left", "Main Mic Capture Switch", "MAINMIC"},
  1214. {"Analog Left", "Headset Mic Capture Switch", "HSMIC"},
  1215. {"Analog Left", "AUXL Capture Switch", "AUXL"},
  1216. {"Analog Left", "Carkit Mic Capture Switch", "CARKITMIC"},
  1217. {"Analog Right", "Sub Mic Capture Switch", "SUBMIC"},
  1218. {"Analog Right", "AUXR Capture Switch", "AUXR"},
  1219. {"ADC Physical Left", NULL, "Analog Left"},
  1220. {"ADC Physical Right", NULL, "Analog Right"},
  1221. {"Digimic0 Enable", NULL, "DIGIMIC0"},
  1222. {"Digimic1 Enable", NULL, "DIGIMIC1"},
  1223. /* TX1 Left capture path */
  1224. {"TX1 Capture Route", "Analog", "ADC Physical Left"},
  1225. {"TX1 Capture Route", "Digimic0", "Digimic0 Enable"},
  1226. /* TX1 Right capture path */
  1227. {"TX1 Capture Route", "Analog", "ADC Physical Right"},
  1228. {"TX1 Capture Route", "Digimic0", "Digimic0 Enable"},
  1229. /* TX2 Left capture path */
  1230. {"TX2 Capture Route", "Analog", "ADC Physical Left"},
  1231. {"TX2 Capture Route", "Digimic1", "Digimic1 Enable"},
  1232. /* TX2 Right capture path */
  1233. {"TX2 Capture Route", "Analog", "ADC Physical Right"},
  1234. {"TX2 Capture Route", "Digimic1", "Digimic1 Enable"},
  1235. {"ADC Virtual Left1", NULL, "TX1 Capture Route"},
  1236. {"ADC Virtual Right1", NULL, "TX1 Capture Route"},
  1237. {"ADC Virtual Left2", NULL, "TX2 Capture Route"},
  1238. {"ADC Virtual Right2", NULL, "TX2 Capture Route"},
  1239. /* Analog bypass routes */
  1240. {"Right1 Analog Loopback", "Switch", "Analog Right"},
  1241. {"Left1 Analog Loopback", "Switch", "Analog Left"},
  1242. {"Right2 Analog Loopback", "Switch", "Analog Right"},
  1243. {"Left2 Analog Loopback", "Switch", "Analog Left"},
  1244. {"Voice Analog Loopback", "Switch", "Analog Left"},
  1245. /* Supply for the Analog loopbacks */
  1246. {"Right1 Analog Loopback", NULL, "FM Loop Enable"},
  1247. {"Left1 Analog Loopback", NULL, "FM Loop Enable"},
  1248. {"Right2 Analog Loopback", NULL, "FM Loop Enable"},
  1249. {"Left2 Analog Loopback", NULL, "FM Loop Enable"},
  1250. {"Voice Analog Loopback", NULL, "FM Loop Enable"},
  1251. {"Analog R1 Playback Mixer", NULL, "Right1 Analog Loopback"},
  1252. {"Analog L1 Playback Mixer", NULL, "Left1 Analog Loopback"},
  1253. {"Analog R2 Playback Mixer", NULL, "Right2 Analog Loopback"},
  1254. {"Analog L2 Playback Mixer", NULL, "Left2 Analog Loopback"},
  1255. {"Analog Voice Playback Mixer", NULL, "Voice Analog Loopback"},
  1256. /* Digital bypass routes */
  1257. {"Right Digital Loopback", "Volume", "TX1 Capture Route"},
  1258. {"Left Digital Loopback", "Volume", "TX1 Capture Route"},
  1259. {"Voice Digital Loopback", "Volume", "TX2 Capture Route"},
  1260. {"Digital R2 Playback Mixer", NULL, "Right Digital Loopback"},
  1261. {"Digital L2 Playback Mixer", NULL, "Left Digital Loopback"},
  1262. {"Digital Voice Playback Mixer", NULL, "Voice Digital Loopback"},
  1263. };
  1264. static int twl4030_add_widgets(struct snd_soc_codec *codec)
  1265. {
  1266. snd_soc_dapm_new_controls(codec, twl4030_dapm_widgets,
  1267. ARRAY_SIZE(twl4030_dapm_widgets));
  1268. snd_soc_dapm_add_routes(codec, intercon, ARRAY_SIZE(intercon));
  1269. snd_soc_dapm_new_widgets(codec);
  1270. return 0;
  1271. }
  1272. static int twl4030_set_bias_level(struct snd_soc_codec *codec,
  1273. enum snd_soc_bias_level level)
  1274. {
  1275. switch (level) {
  1276. case SND_SOC_BIAS_ON:
  1277. twl4030_apll_enable(codec, 1);
  1278. break;
  1279. case SND_SOC_BIAS_PREPARE:
  1280. break;
  1281. case SND_SOC_BIAS_STANDBY:
  1282. if (codec->bias_level == SND_SOC_BIAS_OFF)
  1283. twl4030_power_up(codec);
  1284. twl4030_apll_enable(codec, 0);
  1285. break;
  1286. case SND_SOC_BIAS_OFF:
  1287. twl4030_power_down(codec);
  1288. break;
  1289. }
  1290. codec->bias_level = level;
  1291. return 0;
  1292. }
  1293. static void twl4030_constraints(struct twl4030_priv *twl4030,
  1294. struct snd_pcm_substream *mst_substream)
  1295. {
  1296. struct snd_pcm_substream *slv_substream;
  1297. /* Pick the stream, which need to be constrained */
  1298. if (mst_substream == twl4030->master_substream)
  1299. slv_substream = twl4030->slave_substream;
  1300. else if (mst_substream == twl4030->slave_substream)
  1301. slv_substream = twl4030->master_substream;
  1302. else /* This should not happen.. */
  1303. return;
  1304. /* Set the constraints according to the already configured stream */
  1305. snd_pcm_hw_constraint_minmax(slv_substream->runtime,
  1306. SNDRV_PCM_HW_PARAM_RATE,
  1307. twl4030->rate,
  1308. twl4030->rate);
  1309. snd_pcm_hw_constraint_minmax(slv_substream->runtime,
  1310. SNDRV_PCM_HW_PARAM_SAMPLE_BITS,
  1311. twl4030->sample_bits,
  1312. twl4030->sample_bits);
  1313. snd_pcm_hw_constraint_minmax(slv_substream->runtime,
  1314. SNDRV_PCM_HW_PARAM_CHANNELS,
  1315. twl4030->channels,
  1316. twl4030->channels);
  1317. }
  1318. /* In case of 4 channel mode, the RX1 L/R for playback and the TX2 L/R for
  1319. * capture has to be enabled/disabled. */
  1320. static void twl4030_tdm_enable(struct snd_soc_codec *codec, int direction,
  1321. int enable)
  1322. {
  1323. u8 reg, mask;
  1324. reg = twl4030_read_reg_cache(codec, TWL4030_REG_OPTION);
  1325. if (direction == SNDRV_PCM_STREAM_PLAYBACK)
  1326. mask = TWL4030_ARXL1_VRX_EN | TWL4030_ARXR1_EN;
  1327. else
  1328. mask = TWL4030_ATXL2_VTXL_EN | TWL4030_ATXR2_VTXR_EN;
  1329. if (enable)
  1330. reg |= mask;
  1331. else
  1332. reg &= ~mask;
  1333. twl4030_write(codec, TWL4030_REG_OPTION, reg);
  1334. }
  1335. static int twl4030_startup(struct snd_pcm_substream *substream,
  1336. struct snd_soc_dai *dai)
  1337. {
  1338. struct snd_soc_pcm_runtime *rtd = substream->private_data;
  1339. struct snd_soc_device *socdev = rtd->socdev;
  1340. struct snd_soc_codec *codec = socdev->card->codec;
  1341. struct twl4030_priv *twl4030 = codec->private_data;
  1342. if (twl4030->master_substream) {
  1343. twl4030->slave_substream = substream;
  1344. /* The DAI has one configuration for playback and capture, so
  1345. * if the DAI has been already configured then constrain this
  1346. * substream to match it. */
  1347. if (twl4030->configured)
  1348. twl4030_constraints(twl4030, twl4030->master_substream);
  1349. } else {
  1350. if (!(twl4030_read_reg_cache(codec, TWL4030_REG_CODEC_MODE) &
  1351. TWL4030_OPTION_1)) {
  1352. /* In option2 4 channel is not supported, set the
  1353. * constraint for the first stream for channels, the
  1354. * second stream will 'inherit' this cosntraint */
  1355. snd_pcm_hw_constraint_minmax(substream->runtime,
  1356. SNDRV_PCM_HW_PARAM_CHANNELS,
  1357. 2, 2);
  1358. }
  1359. twl4030->master_substream = substream;
  1360. }
  1361. return 0;
  1362. }
  1363. static void twl4030_shutdown(struct snd_pcm_substream *substream,
  1364. struct snd_soc_dai *dai)
  1365. {
  1366. struct snd_soc_pcm_runtime *rtd = substream->private_data;
  1367. struct snd_soc_device *socdev = rtd->socdev;
  1368. struct snd_soc_codec *codec = socdev->card->codec;
  1369. struct twl4030_priv *twl4030 = codec->private_data;
  1370. if (twl4030->master_substream == substream)
  1371. twl4030->master_substream = twl4030->slave_substream;
  1372. twl4030->slave_substream = NULL;
  1373. /* If all streams are closed, or the remaining stream has not yet
  1374. * been configured than set the DAI as not configured. */
  1375. if (!twl4030->master_substream)
  1376. twl4030->configured = 0;
  1377. else if (!twl4030->master_substream->runtime->channels)
  1378. twl4030->configured = 0;
  1379. /* If the closing substream had 4 channel, do the necessary cleanup */
  1380. if (substream->runtime->channels == 4)
  1381. twl4030_tdm_enable(codec, substream->stream, 0);
  1382. }
  1383. static int twl4030_hw_params(struct snd_pcm_substream *substream,
  1384. struct snd_pcm_hw_params *params,
  1385. struct snd_soc_dai *dai)
  1386. {
  1387. struct snd_soc_pcm_runtime *rtd = substream->private_data;
  1388. struct snd_soc_device *socdev = rtd->socdev;
  1389. struct snd_soc_codec *codec = socdev->card->codec;
  1390. struct twl4030_priv *twl4030 = codec->private_data;
  1391. u8 mode, old_mode, format, old_format;
  1392. /* If the substream has 4 channel, do the necessary setup */
  1393. if (params_channels(params) == 4) {
  1394. format = twl4030_read_reg_cache(codec, TWL4030_REG_AUDIO_IF);
  1395. mode = twl4030_read_reg_cache(codec, TWL4030_REG_CODEC_MODE);
  1396. /* Safety check: are we in the correct operating mode and
  1397. * the interface is in TDM mode? */
  1398. if ((mode & TWL4030_OPTION_1) &&
  1399. ((format & TWL4030_AIF_FORMAT) == TWL4030_AIF_FORMAT_TDM))
  1400. twl4030_tdm_enable(codec, substream->stream, 1);
  1401. else
  1402. return -EINVAL;
  1403. }
  1404. if (twl4030->configured)
  1405. /* Ignoring hw_params for already configured DAI */
  1406. return 0;
  1407. /* bit rate */
  1408. old_mode = twl4030_read_reg_cache(codec,
  1409. TWL4030_REG_CODEC_MODE) & ~TWL4030_CODECPDZ;
  1410. mode = old_mode & ~TWL4030_APLL_RATE;
  1411. switch (params_rate(params)) {
  1412. case 8000:
  1413. mode |= TWL4030_APLL_RATE_8000;
  1414. break;
  1415. case 11025:
  1416. mode |= TWL4030_APLL_RATE_11025;
  1417. break;
  1418. case 12000:
  1419. mode |= TWL4030_APLL_RATE_12000;
  1420. break;
  1421. case 16000:
  1422. mode |= TWL4030_APLL_RATE_16000;
  1423. break;
  1424. case 22050:
  1425. mode |= TWL4030_APLL_RATE_22050;
  1426. break;
  1427. case 24000:
  1428. mode |= TWL4030_APLL_RATE_24000;
  1429. break;
  1430. case 32000:
  1431. mode |= TWL4030_APLL_RATE_32000;
  1432. break;
  1433. case 44100:
  1434. mode |= TWL4030_APLL_RATE_44100;
  1435. break;
  1436. case 48000:
  1437. mode |= TWL4030_APLL_RATE_48000;
  1438. break;
  1439. case 96000:
  1440. mode |= TWL4030_APLL_RATE_96000;
  1441. break;
  1442. default:
  1443. printk(KERN_ERR "TWL4030 hw params: unknown rate %d\n",
  1444. params_rate(params));
  1445. return -EINVAL;
  1446. }
  1447. if (mode != old_mode) {
  1448. /* change rate and set CODECPDZ */
  1449. twl4030_codec_enable(codec, 0);
  1450. twl4030_write(codec, TWL4030_REG_CODEC_MODE, mode);
  1451. twl4030_codec_enable(codec, 1);
  1452. }
  1453. /* sample size */
  1454. old_format = twl4030_read_reg_cache(codec, TWL4030_REG_AUDIO_IF);
  1455. format = old_format;
  1456. format &= ~TWL4030_DATA_WIDTH;
  1457. switch (params_format(params)) {
  1458. case SNDRV_PCM_FORMAT_S16_LE:
  1459. format |= TWL4030_DATA_WIDTH_16S_16W;
  1460. break;
  1461. case SNDRV_PCM_FORMAT_S24_LE:
  1462. format |= TWL4030_DATA_WIDTH_32S_24W;
  1463. break;
  1464. default:
  1465. printk(KERN_ERR "TWL4030 hw params: unknown format %d\n",
  1466. params_format(params));
  1467. return -EINVAL;
  1468. }
  1469. if (format != old_format) {
  1470. /* clear CODECPDZ before changing format (codec requirement) */
  1471. twl4030_codec_enable(codec, 0);
  1472. /* change format */
  1473. twl4030_write(codec, TWL4030_REG_AUDIO_IF, format);
  1474. /* set CODECPDZ afterwards */
  1475. twl4030_codec_enable(codec, 1);
  1476. }
  1477. /* Store the important parameters for the DAI configuration and set
  1478. * the DAI as configured */
  1479. twl4030->configured = 1;
  1480. twl4030->rate = params_rate(params);
  1481. twl4030->sample_bits = hw_param_interval(params,
  1482. SNDRV_PCM_HW_PARAM_SAMPLE_BITS)->min;
  1483. twl4030->channels = params_channels(params);
  1484. /* If both playback and capture streams are open, and one of them
  1485. * is setting the hw parameters right now (since we are here), set
  1486. * constraints to the other stream to match the current one. */
  1487. if (twl4030->slave_substream)
  1488. twl4030_constraints(twl4030, substream);
  1489. return 0;
  1490. }
  1491. static int twl4030_set_dai_sysclk(struct snd_soc_dai *codec_dai,
  1492. int clk_id, unsigned int freq, int dir)
  1493. {
  1494. struct snd_soc_codec *codec = codec_dai->codec;
  1495. struct twl4030_priv *twl4030 = codec->private_data;
  1496. u8 apll_ctrl;
  1497. apll_ctrl = twl4030_read_reg_cache(codec, TWL4030_REG_APLL_CTL);
  1498. apll_ctrl &= ~TWL4030_APLL_INFREQ;
  1499. switch (freq) {
  1500. case 19200000:
  1501. apll_ctrl |= TWL4030_APLL_INFREQ_19200KHZ;
  1502. twl4030->sysclk = 19200;
  1503. break;
  1504. case 26000000:
  1505. apll_ctrl |= TWL4030_APLL_INFREQ_26000KHZ;
  1506. twl4030->sysclk = 26000;
  1507. break;
  1508. case 38400000:
  1509. apll_ctrl |= TWL4030_APLL_INFREQ_38400KHZ;
  1510. twl4030->sysclk = 38400;
  1511. break;
  1512. default:
  1513. printk(KERN_ERR "TWL4030 set sysclk: unknown rate %d\n",
  1514. freq);
  1515. return -EINVAL;
  1516. }
  1517. twl4030_write(codec, TWL4030_REG_APLL_CTL, apll_ctrl);
  1518. return 0;
  1519. }
  1520. static int twl4030_set_dai_fmt(struct snd_soc_dai *codec_dai,
  1521. unsigned int fmt)
  1522. {
  1523. struct snd_soc_codec *codec = codec_dai->codec;
  1524. u8 old_format, format;
  1525. /* get format */
  1526. old_format = twl4030_read_reg_cache(codec, TWL4030_REG_AUDIO_IF);
  1527. format = old_format;
  1528. /* set master/slave audio interface */
  1529. switch (fmt & SND_SOC_DAIFMT_MASTER_MASK) {
  1530. case SND_SOC_DAIFMT_CBM_CFM:
  1531. format &= ~(TWL4030_AIF_SLAVE_EN);
  1532. format &= ~(TWL4030_CLK256FS_EN);
  1533. break;
  1534. case SND_SOC_DAIFMT_CBS_CFS:
  1535. format |= TWL4030_AIF_SLAVE_EN;
  1536. format |= TWL4030_CLK256FS_EN;
  1537. break;
  1538. default:
  1539. return -EINVAL;
  1540. }
  1541. /* interface format */
  1542. format &= ~TWL4030_AIF_FORMAT;
  1543. switch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) {
  1544. case SND_SOC_DAIFMT_I2S:
  1545. format |= TWL4030_AIF_FORMAT_CODEC;
  1546. break;
  1547. case SND_SOC_DAIFMT_DSP_A:
  1548. format |= TWL4030_AIF_FORMAT_TDM;
  1549. break;
  1550. default:
  1551. return -EINVAL;
  1552. }
  1553. if (format != old_format) {
  1554. /* clear CODECPDZ before changing format (codec requirement) */
  1555. twl4030_codec_enable(codec, 0);
  1556. /* change format */
  1557. twl4030_write(codec, TWL4030_REG_AUDIO_IF, format);
  1558. /* set CODECPDZ afterwards */
  1559. twl4030_codec_enable(codec, 1);
  1560. }
  1561. return 0;
  1562. }
  1563. static int twl4030_set_tristate(struct snd_soc_dai *dai, int tristate)
  1564. {
  1565. struct snd_soc_codec *codec = dai->codec;
  1566. u8 reg = twl4030_read_reg_cache(codec, TWL4030_REG_AUDIO_IF);
  1567. if (tristate)
  1568. reg |= TWL4030_AIF_TRI_EN;
  1569. else
  1570. reg &= ~TWL4030_AIF_TRI_EN;
  1571. return twl4030_write(codec, TWL4030_REG_AUDIO_IF, reg);
  1572. }
  1573. /* In case of voice mode, the RX1 L(VRX) for downlink and the TX2 L/R
  1574. * (VTXL, VTXR) for uplink has to be enabled/disabled. */
  1575. static void twl4030_voice_enable(struct snd_soc_codec *codec, int direction,
  1576. int enable)
  1577. {
  1578. u8 reg, mask;
  1579. reg = twl4030_read_reg_cache(codec, TWL4030_REG_OPTION);
  1580. if (direction == SNDRV_PCM_STREAM_PLAYBACK)
  1581. mask = TWL4030_ARXL1_VRX_EN;
  1582. else
  1583. mask = TWL4030_ATXL2_VTXL_EN | TWL4030_ATXR2_VTXR_EN;
  1584. if (enable)
  1585. reg |= mask;
  1586. else
  1587. reg &= ~mask;
  1588. twl4030_write(codec, TWL4030_REG_OPTION, reg);
  1589. }
  1590. static int twl4030_voice_startup(struct snd_pcm_substream *substream,
  1591. struct snd_soc_dai *dai)
  1592. {
  1593. struct snd_soc_pcm_runtime *rtd = substream->private_data;
  1594. struct snd_soc_device *socdev = rtd->socdev;
  1595. struct snd_soc_codec *codec = socdev->card->codec;
  1596. u8 infreq;
  1597. u8 mode;
  1598. /* If the system master clock is not 26MHz, the voice PCM interface is
  1599. * not avilable.
  1600. */
  1601. infreq = twl4030_read_reg_cache(codec, TWL4030_REG_APLL_CTL)
  1602. & TWL4030_APLL_INFREQ;
  1603. if (infreq != TWL4030_APLL_INFREQ_26000KHZ) {
  1604. printk(KERN_ERR "TWL4030 voice startup: "
  1605. "MCLK is not 26MHz, call set_sysclk() on init\n");
  1606. return -EINVAL;
  1607. }
  1608. /* If the codec mode is not option2, the voice PCM interface is not
  1609. * avilable.
  1610. */
  1611. mode = twl4030_read_reg_cache(codec, TWL4030_REG_CODEC_MODE)
  1612. & TWL4030_OPT_MODE;
  1613. if (mode != TWL4030_OPTION_2) {
  1614. printk(KERN_ERR "TWL4030 voice startup: "
  1615. "the codec mode is not option2\n");
  1616. return -EINVAL;
  1617. }
  1618. return 0;
  1619. }
  1620. static void twl4030_voice_shutdown(struct snd_pcm_substream *substream,
  1621. struct snd_soc_dai *dai)
  1622. {
  1623. struct snd_soc_pcm_runtime *rtd = substream->private_data;
  1624. struct snd_soc_device *socdev = rtd->socdev;
  1625. struct snd_soc_codec *codec = socdev->card->codec;
  1626. /* Enable voice digital filters */
  1627. twl4030_voice_enable(codec, substream->stream, 0);
  1628. }
  1629. static int twl4030_voice_hw_params(struct snd_pcm_substream *substream,
  1630. struct snd_pcm_hw_params *params, struct snd_soc_dai *dai)
  1631. {
  1632. struct snd_soc_pcm_runtime *rtd = substream->private_data;
  1633. struct snd_soc_device *socdev = rtd->socdev;
  1634. struct snd_soc_codec *codec = socdev->card->codec;
  1635. u8 old_mode, mode;
  1636. /* Enable voice digital filters */
  1637. twl4030_voice_enable(codec, substream->stream, 1);
  1638. /* bit rate */
  1639. old_mode = twl4030_read_reg_cache(codec, TWL4030_REG_CODEC_MODE)
  1640. & ~(TWL4030_CODECPDZ);
  1641. mode = old_mode;
  1642. switch (params_rate(params)) {
  1643. case 8000:
  1644. mode &= ~(TWL4030_SEL_16K);
  1645. break;
  1646. case 16000:
  1647. mode |= TWL4030_SEL_16K;
  1648. break;
  1649. default:
  1650. printk(KERN_ERR "TWL4030 voice hw params: unknown rate %d\n",
  1651. params_rate(params));
  1652. return -EINVAL;
  1653. }
  1654. if (mode != old_mode) {
  1655. /* change rate and set CODECPDZ */
  1656. twl4030_codec_enable(codec, 0);
  1657. twl4030_write(codec, TWL4030_REG_CODEC_MODE, mode);
  1658. twl4030_codec_enable(codec, 1);
  1659. }
  1660. return 0;
  1661. }
  1662. static int twl4030_voice_set_dai_sysclk(struct snd_soc_dai *codec_dai,
  1663. int clk_id, unsigned int freq, int dir)
  1664. {
  1665. struct snd_soc_codec *codec = codec_dai->codec;
  1666. u8 apll_ctrl;
  1667. apll_ctrl = twl4030_read_reg_cache(codec, TWL4030_REG_APLL_CTL);
  1668. apll_ctrl &= ~TWL4030_APLL_INFREQ;
  1669. switch (freq) {
  1670. case 26000000:
  1671. apll_ctrl |= TWL4030_APLL_INFREQ_26000KHZ;
  1672. break;
  1673. default:
  1674. printk(KERN_ERR "TWL4030 voice set sysclk: unknown rate %d\n",
  1675. freq);
  1676. return -EINVAL;
  1677. }
  1678. twl4030_write(codec, TWL4030_REG_APLL_CTL, apll_ctrl);
  1679. return 0;
  1680. }
  1681. static int twl4030_voice_set_dai_fmt(struct snd_soc_dai *codec_dai,
  1682. unsigned int fmt)
  1683. {
  1684. struct snd_soc_codec *codec = codec_dai->codec;
  1685. u8 old_format, format;
  1686. /* get format */
  1687. old_format = twl4030_read_reg_cache(codec, TWL4030_REG_VOICE_IF);
  1688. format = old_format;
  1689. /* set master/slave audio interface */
  1690. switch (fmt & SND_SOC_DAIFMT_MASTER_MASK) {
  1691. case SND_SOC_DAIFMT_CBM_CFM:
  1692. format &= ~(TWL4030_VIF_SLAVE_EN);
  1693. break;
  1694. case SND_SOC_DAIFMT_CBS_CFS:
  1695. format |= TWL4030_VIF_SLAVE_EN;
  1696. break;
  1697. default:
  1698. return -EINVAL;
  1699. }
  1700. /* clock inversion */
  1701. switch (fmt & SND_SOC_DAIFMT_INV_MASK) {
  1702. case SND_SOC_DAIFMT_IB_NF:
  1703. format &= ~(TWL4030_VIF_FORMAT);
  1704. break;
  1705. case SND_SOC_DAIFMT_NB_IF:
  1706. format |= TWL4030_VIF_FORMAT;
  1707. break;
  1708. default:
  1709. return -EINVAL;
  1710. }
  1711. if (format != old_format) {
  1712. /* change format and set CODECPDZ */
  1713. twl4030_codec_enable(codec, 0);
  1714. twl4030_write(codec, TWL4030_REG_VOICE_IF, format);
  1715. twl4030_codec_enable(codec, 1);
  1716. }
  1717. return 0;
  1718. }
  1719. static int twl4030_voice_set_tristate(struct snd_soc_dai *dai, int tristate)
  1720. {
  1721. struct snd_soc_codec *codec = dai->codec;
  1722. u8 reg = twl4030_read_reg_cache(codec, TWL4030_REG_VOICE_IF);
  1723. if (tristate)
  1724. reg |= TWL4030_VIF_TRI_EN;
  1725. else
  1726. reg &= ~TWL4030_VIF_TRI_EN;
  1727. return twl4030_write(codec, TWL4030_REG_VOICE_IF, reg);
  1728. }
  1729. #define TWL4030_RATES (SNDRV_PCM_RATE_8000_48000)
  1730. #define TWL4030_FORMATS (SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FORMAT_S24_LE)
  1731. static struct snd_soc_dai_ops twl4030_dai_ops = {
  1732. .startup = twl4030_startup,
  1733. .shutdown = twl4030_shutdown,
  1734. .hw_params = twl4030_hw_params,
  1735. .set_sysclk = twl4030_set_dai_sysclk,
  1736. .set_fmt = twl4030_set_dai_fmt,
  1737. .set_tristate = twl4030_set_tristate,
  1738. };
  1739. static struct snd_soc_dai_ops twl4030_dai_voice_ops = {
  1740. .startup = twl4030_voice_startup,
  1741. .shutdown = twl4030_voice_shutdown,
  1742. .hw_params = twl4030_voice_hw_params,
  1743. .set_sysclk = twl4030_voice_set_dai_sysclk,
  1744. .set_fmt = twl4030_voice_set_dai_fmt,
  1745. .set_tristate = twl4030_voice_set_tristate,
  1746. };
  1747. struct snd_soc_dai twl4030_dai[] = {
  1748. {
  1749. .name = "twl4030",
  1750. .playback = {
  1751. .stream_name = "HiFi Playback",
  1752. .channels_min = 2,
  1753. .channels_max = 4,
  1754. .rates = TWL4030_RATES | SNDRV_PCM_RATE_96000,
  1755. .formats = TWL4030_FORMATS,},
  1756. .capture = {
  1757. .stream_name = "Capture",
  1758. .channels_min = 2,
  1759. .channels_max = 4,
  1760. .rates = TWL4030_RATES,
  1761. .formats = TWL4030_FORMATS,},
  1762. .ops = &twl4030_dai_ops,
  1763. },
  1764. {
  1765. .name = "twl4030 Voice",
  1766. .playback = {
  1767. .stream_name = "Voice Playback",
  1768. .channels_min = 1,
  1769. .channels_max = 1,
  1770. .rates = SNDRV_PCM_RATE_8000 | SNDRV_PCM_RATE_16000,
  1771. .formats = SNDRV_PCM_FMTBIT_S16_LE,},
  1772. .capture = {
  1773. .stream_name = "Capture",
  1774. .channels_min = 1,
  1775. .channels_max = 2,
  1776. .rates = SNDRV_PCM_RATE_8000 | SNDRV_PCM_RATE_16000,
  1777. .formats = SNDRV_PCM_FMTBIT_S16_LE,},
  1778. .ops = &twl4030_dai_voice_ops,
  1779. },
  1780. };
  1781. EXPORT_SYMBOL_GPL(twl4030_dai);
  1782. static int twl4030_soc_suspend(struct platform_device *pdev, pm_message_t state)
  1783. {
  1784. struct snd_soc_device *socdev = platform_get_drvdata(pdev);
  1785. struct snd_soc_codec *codec = socdev->card->codec;
  1786. twl4030_set_bias_level(codec, SND_SOC_BIAS_OFF);
  1787. return 0;
  1788. }
  1789. static int twl4030_soc_resume(struct platform_device *pdev)
  1790. {
  1791. struct snd_soc_device *socdev = platform_get_drvdata(pdev);
  1792. struct snd_soc_codec *codec = socdev->card->codec;
  1793. twl4030_set_bias_level(codec, SND_SOC_BIAS_STANDBY);
  1794. twl4030_set_bias_level(codec, codec->suspend_bias_level);
  1795. return 0;
  1796. }
  1797. static struct snd_soc_codec *twl4030_codec;
  1798. static int twl4030_soc_probe(struct platform_device *pdev)
  1799. {
  1800. struct snd_soc_device *socdev = platform_get_drvdata(pdev);
  1801. struct twl4030_setup_data *setup = socdev->codec_data;
  1802. struct snd_soc_codec *codec;
  1803. struct twl4030_priv *twl4030;
  1804. int ret;
  1805. BUG_ON(!twl4030_codec);
  1806. codec = twl4030_codec;
  1807. twl4030 = codec->private_data;
  1808. socdev->card->codec = codec;
  1809. /* Configuration for headset ramp delay from setup data */
  1810. if (setup) {
  1811. unsigned char hs_pop;
  1812. if (setup->sysclk)
  1813. twl4030->sysclk = setup->sysclk;
  1814. else
  1815. twl4030->sysclk = 26000;
  1816. hs_pop = twl4030_read_reg_cache(codec, TWL4030_REG_HS_POPN_SET);
  1817. hs_pop &= ~TWL4030_RAMP_DELAY;
  1818. hs_pop |= (setup->ramp_delay_value << 2);
  1819. twl4030_write_reg_cache(codec, TWL4030_REG_HS_POPN_SET, hs_pop);
  1820. } else {
  1821. twl4030->sysclk = 26000;
  1822. }
  1823. /* register pcms */
  1824. ret = snd_soc_new_pcms(socdev, SNDRV_DEFAULT_IDX1, SNDRV_DEFAULT_STR1);
  1825. if (ret < 0) {
  1826. dev_err(&pdev->dev, "failed to create pcms\n");
  1827. return ret;
  1828. }
  1829. snd_soc_add_controls(codec, twl4030_snd_controls,
  1830. ARRAY_SIZE(twl4030_snd_controls));
  1831. twl4030_add_widgets(codec);
  1832. ret = snd_soc_init_card(socdev);
  1833. if (ret < 0) {
  1834. dev_err(&pdev->dev, "failed to register card\n");
  1835. goto card_err;
  1836. }
  1837. return 0;
  1838. card_err:
  1839. snd_soc_free_pcms(socdev);
  1840. snd_soc_dapm_free(socdev);
  1841. return ret;
  1842. }
  1843. static int twl4030_soc_remove(struct platform_device *pdev)
  1844. {
  1845. struct snd_soc_device *socdev = platform_get_drvdata(pdev);
  1846. struct snd_soc_codec *codec = socdev->card->codec;
  1847. twl4030_set_bias_level(codec, SND_SOC_BIAS_OFF);
  1848. snd_soc_free_pcms(socdev);
  1849. snd_soc_dapm_free(socdev);
  1850. kfree(codec->private_data);
  1851. kfree(codec);
  1852. return 0;
  1853. }
  1854. static int __devinit twl4030_codec_probe(struct platform_device *pdev)
  1855. {
  1856. struct twl4030_codec_audio_data *pdata = pdev->dev.platform_data;
  1857. struct snd_soc_codec *codec;
  1858. struct twl4030_priv *twl4030;
  1859. int ret;
  1860. if (!pdata || !(pdata->audio_mclk == 19200000 ||
  1861. pdata->audio_mclk == 26000000 ||
  1862. pdata->audio_mclk == 38400000)) {
  1863. dev_err(&pdev->dev, "Invalid platform_data\n");
  1864. return -EINVAL;
  1865. }
  1866. twl4030 = kzalloc(sizeof(struct twl4030_priv), GFP_KERNEL);
  1867. if (twl4030 == NULL) {
  1868. dev_err(&pdev->dev, "Can not allocate memroy\n");
  1869. return -ENOMEM;
  1870. }
  1871. codec = &twl4030->codec;
  1872. codec->private_data = twl4030;
  1873. codec->dev = &pdev->dev;
  1874. twl4030_dai[0].dev = &pdev->dev;
  1875. twl4030_dai[1].dev = &pdev->dev;
  1876. mutex_init(&codec->mutex);
  1877. INIT_LIST_HEAD(&codec->dapm_widgets);
  1878. INIT_LIST_HEAD(&codec->dapm_paths);
  1879. codec->name = "twl4030";
  1880. codec->owner = THIS_MODULE;
  1881. codec->read = twl4030_read_reg_cache;
  1882. codec->write = twl4030_write;
  1883. codec->set_bias_level = twl4030_set_bias_level;
  1884. codec->dai = twl4030_dai;
  1885. codec->num_dai = ARRAY_SIZE(twl4030_dai),
  1886. codec->reg_cache_size = sizeof(twl4030_reg);
  1887. codec->reg_cache = kmemdup(twl4030_reg, sizeof(twl4030_reg),
  1888. GFP_KERNEL);
  1889. if (codec->reg_cache == NULL) {
  1890. ret = -ENOMEM;
  1891. goto error_cache;
  1892. }
  1893. platform_set_drvdata(pdev, twl4030);
  1894. twl4030_codec = codec;
  1895. /* Set the defaults, and power up the codec */
  1896. twl4030_init_chip(codec);
  1897. twl4030_set_bias_level(codec, SND_SOC_BIAS_STANDBY);
  1898. ret = snd_soc_register_codec(codec);
  1899. if (ret != 0) {
  1900. dev_err(codec->dev, "Failed to register codec: %d\n", ret);
  1901. goto error_codec;
  1902. }
  1903. ret = snd_soc_register_dais(&twl4030_dai[0], ARRAY_SIZE(twl4030_dai));
  1904. if (ret != 0) {
  1905. dev_err(codec->dev, "Failed to register DAIs: %d\n", ret);
  1906. snd_soc_unregister_codec(codec);
  1907. goto error_codec;
  1908. }
  1909. return 0;
  1910. error_codec:
  1911. twl4030_power_down(codec);
  1912. kfree(codec->reg_cache);
  1913. error_cache:
  1914. kfree(twl4030);
  1915. return ret;
  1916. }
  1917. static int __devexit twl4030_codec_remove(struct platform_device *pdev)
  1918. {
  1919. struct twl4030_priv *twl4030 = platform_get_drvdata(pdev);
  1920. kfree(twl4030);
  1921. twl4030_codec = NULL;
  1922. return 0;
  1923. }
  1924. MODULE_ALIAS("platform:twl4030_codec_audio");
  1925. static struct platform_driver twl4030_codec_driver = {
  1926. .probe = twl4030_codec_probe,
  1927. .remove = __devexit_p(twl4030_codec_remove),
  1928. .driver = {
  1929. .name = "twl4030_codec_audio",
  1930. .owner = THIS_MODULE,
  1931. },
  1932. };
  1933. static int __init twl4030_modinit(void)
  1934. {
  1935. return platform_driver_register(&twl4030_codec_driver);
  1936. }
  1937. module_init(twl4030_modinit);
  1938. static void __exit twl4030_exit(void)
  1939. {
  1940. platform_driver_unregister(&twl4030_codec_driver);
  1941. }
  1942. module_exit(twl4030_exit);
  1943. struct snd_soc_codec_device soc_codec_dev_twl4030 = {
  1944. .probe = twl4030_soc_probe,
  1945. .remove = twl4030_soc_remove,
  1946. .suspend = twl4030_soc_suspend,
  1947. .resume = twl4030_soc_resume,
  1948. };
  1949. EXPORT_SYMBOL_GPL(soc_codec_dev_twl4030);
  1950. MODULE_DESCRIPTION("ASoC TWL4030 codec driver");
  1951. MODULE_AUTHOR("Steve Sakoman");
  1952. MODULE_LICENSE("GPL");