iwl3945-base.c 122 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552255325542555255625572558255925602561256225632564256525662567256825692570257125722573257425752576257725782579258025812582258325842585258625872588258925902591259225932594259525962597259825992600260126022603260426052606260726082609261026112612261326142615261626172618261926202621262226232624262526262627262826292630263126322633263426352636263726382639264026412642264326442645264626472648264926502651265226532654265526562657265826592660266126622663266426652666266726682669267026712672267326742675267626772678267926802681268226832684268526862687268826892690269126922693269426952696269726982699270027012702270327042705270627072708270927102711271227132714271527162717271827192720272127222723272427252726272727282729273027312732273327342735273627372738273927402741274227432744274527462747274827492750275127522753275427552756275727582759276027612762276327642765276627672768276927702771277227732774277527762777277827792780278127822783278427852786278727882789279027912792279327942795279627972798279928002801280228032804280528062807280828092810281128122813281428152816281728182819282028212822282328242825282628272828282928302831283228332834283528362837283828392840284128422843284428452846284728482849285028512852285328542855285628572858285928602861286228632864286528662867286828692870287128722873287428752876287728782879288028812882288328842885288628872888288928902891289228932894289528962897289828992900290129022903290429052906290729082909291029112912291329142915291629172918291929202921292229232924292529262927292829292930293129322933293429352936293729382939294029412942294329442945294629472948294929502951295229532954295529562957295829592960296129622963296429652966296729682969297029712972297329742975297629772978297929802981298229832984298529862987298829892990299129922993299429952996299729982999300030013002300330043005300630073008300930103011301230133014301530163017301830193020302130223023302430253026302730283029303030313032303330343035303630373038303930403041304230433044304530463047304830493050305130523053305430553056305730583059306030613062306330643065306630673068306930703071307230733074307530763077307830793080308130823083308430853086308730883089309030913092309330943095309630973098309931003101310231033104310531063107310831093110311131123113311431153116311731183119312031213122312331243125312631273128312931303131313231333134313531363137313831393140314131423143314431453146314731483149315031513152315331543155315631573158315931603161316231633164316531663167316831693170317131723173317431753176317731783179318031813182318331843185318631873188318931903191319231933194319531963197319831993200320132023203320432053206320732083209321032113212321332143215321632173218321932203221322232233224322532263227322832293230323132323233323432353236323732383239324032413242324332443245324632473248324932503251325232533254325532563257325832593260326132623263326432653266326732683269327032713272327332743275327632773278327932803281328232833284328532863287328832893290329132923293329432953296329732983299330033013302330333043305330633073308330933103311331233133314331533163317331833193320332133223323332433253326332733283329333033313332333333343335333633373338333933403341334233433344334533463347334833493350335133523353335433553356335733583359336033613362336333643365336633673368336933703371337233733374337533763377337833793380338133823383338433853386338733883389339033913392339333943395339633973398339934003401340234033404340534063407340834093410341134123413341434153416341734183419342034213422342334243425342634273428342934303431343234333434343534363437343834393440344134423443344434453446344734483449345034513452345334543455345634573458345934603461346234633464346534663467346834693470347134723473347434753476347734783479348034813482348334843485348634873488348934903491349234933494349534963497349834993500350135023503350435053506350735083509351035113512351335143515351635173518351935203521352235233524352535263527352835293530353135323533353435353536353735383539354035413542354335443545354635473548354935503551355235533554355535563557355835593560356135623563356435653566356735683569357035713572357335743575357635773578357935803581358235833584358535863587358835893590359135923593359435953596359735983599360036013602360336043605360636073608360936103611361236133614361536163617361836193620362136223623362436253626362736283629363036313632363336343635363636373638363936403641364236433644364536463647364836493650365136523653365436553656365736583659366036613662366336643665366636673668366936703671367236733674367536763677367836793680368136823683368436853686368736883689369036913692369336943695369636973698369937003701370237033704370537063707370837093710371137123713371437153716371737183719372037213722372337243725372637273728372937303731373237333734373537363737373837393740374137423743374437453746374737483749375037513752375337543755375637573758375937603761376237633764376537663767376837693770377137723773377437753776377737783779378037813782378337843785378637873788378937903791379237933794379537963797379837993800380138023803380438053806380738083809381038113812381338143815381638173818381938203821382238233824382538263827382838293830383138323833383438353836383738383839384038413842384338443845384638473848384938503851385238533854385538563857385838593860386138623863386438653866386738683869387038713872387338743875387638773878387938803881388238833884388538863887388838893890389138923893389438953896389738983899390039013902390339043905390639073908390939103911391239133914391539163917391839193920392139223923392439253926392739283929393039313932393339343935393639373938393939403941394239433944394539463947394839493950395139523953395439553956395739583959396039613962396339643965396639673968396939703971397239733974397539763977397839793980398139823983398439853986398739883989399039913992399339943995399639973998399940004001400240034004400540064007400840094010401140124013401440154016401740184019402040214022402340244025402640274028402940304031403240334034403540364037403840394040404140424043404440454046404740484049405040514052405340544055405640574058405940604061406240634064406540664067406840694070407140724073407440754076407740784079408040814082408340844085408640874088408940904091409240934094409540964097409840994100410141024103410441054106410741084109411041114112411341144115411641174118411941204121412241234124412541264127412841294130413141324133413441354136413741384139414041414142414341444145414641474148414941504151415241534154415541564157415841594160416141624163416441654166416741684169417041714172417341744175417641774178417941804181418241834184418541864187418841894190419141924193419441954196419741984199420042014202420342044205420642074208420942104211421242134214421542164217421842194220422142224223422442254226422742284229423042314232423342344235423642374238423942404241424242434244424542464247424842494250425142524253425442554256425742584259426042614262426342644265426642674268426942704271427242734274427542764277427842794280428142824283428442854286428742884289429042914292429342944295429642974298429943004301430243034304430543064307430843094310431143124313431443154316431743184319432043214322432343244325432643274328432943304331433243334334
  1. /******************************************************************************
  2. *
  3. * Copyright(c) 2003 - 2010 Intel Corporation. All rights reserved.
  4. *
  5. * Portions of this file are derived from the ipw3945 project, as well
  6. * as portions of the ieee80211 subsystem header files.
  7. *
  8. * This program is free software; you can redistribute it and/or modify it
  9. * under the terms of version 2 of the GNU General Public License as
  10. * published by the Free Software Foundation.
  11. *
  12. * This program is distributed in the hope that it will be useful, but WITHOUT
  13. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  14. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  15. * more details.
  16. *
  17. * You should have received a copy of the GNU General Public License along with
  18. * this program; if not, write to the Free Software Foundation, Inc.,
  19. * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
  20. *
  21. * The full GNU General Public License is included in this distribution in the
  22. * file called LICENSE.
  23. *
  24. * Contact Information:
  25. * Intel Linux Wireless <ilw@linux.intel.com>
  26. * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
  27. *
  28. *****************************************************************************/
  29. #define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
  30. #include <linux/kernel.h>
  31. #include <linux/module.h>
  32. #include <linux/init.h>
  33. #include <linux/pci.h>
  34. #include <linux/pci-aspm.h>
  35. #include <linux/slab.h>
  36. #include <linux/dma-mapping.h>
  37. #include <linux/delay.h>
  38. #include <linux/sched.h>
  39. #include <linux/skbuff.h>
  40. #include <linux/netdevice.h>
  41. #include <linux/wireless.h>
  42. #include <linux/firmware.h>
  43. #include <linux/etherdevice.h>
  44. #include <linux/if_arp.h>
  45. #include <net/ieee80211_radiotap.h>
  46. #include <net/mac80211.h>
  47. #include <asm/div64.h>
  48. #define DRV_NAME "iwl3945"
  49. #include "iwl-fh.h"
  50. #include "iwl-3945-fh.h"
  51. #include "iwl-commands.h"
  52. #include "iwl-sta.h"
  53. #include "iwl-3945.h"
  54. #include "iwl-core.h"
  55. #include "iwl-helpers.h"
  56. #include "iwl-dev.h"
  57. #include "iwl-spectrum.h"
  58. #include "iwl-legacy.h"
  59. /*
  60. * module name, copyright, version, etc.
  61. */
  62. #define DRV_DESCRIPTION \
  63. "Intel(R) PRO/Wireless 3945ABG/BG Network Connection driver for Linux"
  64. #ifdef CONFIG_IWLWIFI_DEBUG
  65. #define VD "d"
  66. #else
  67. #define VD
  68. #endif
  69. /*
  70. * add "s" to indicate spectrum measurement included.
  71. * we add it here to be consistent with previous releases in which
  72. * this was configurable.
  73. */
  74. #define DRV_VERSION IWLWIFI_VERSION VD "s"
  75. #define DRV_COPYRIGHT "Copyright(c) 2003-2010 Intel Corporation"
  76. #define DRV_AUTHOR "<ilw@linux.intel.com>"
  77. MODULE_DESCRIPTION(DRV_DESCRIPTION);
  78. MODULE_VERSION(DRV_VERSION);
  79. MODULE_AUTHOR(DRV_COPYRIGHT " " DRV_AUTHOR);
  80. MODULE_LICENSE("GPL");
  81. /* module parameters */
  82. struct iwl_mod_params iwl3945_mod_params = {
  83. .sw_crypto = 1,
  84. .restart_fw = 1,
  85. /* the rest are 0 by default */
  86. };
  87. /**
  88. * iwl3945_get_antenna_flags - Get antenna flags for RXON command
  89. * @priv: eeprom and antenna fields are used to determine antenna flags
  90. *
  91. * priv->eeprom39 is used to determine if antenna AUX/MAIN are reversed
  92. * iwl3945_mod_params.antenna specifies the antenna diversity mode:
  93. *
  94. * IWL_ANTENNA_DIVERSITY - NIC selects best antenna by itself
  95. * IWL_ANTENNA_MAIN - Force MAIN antenna
  96. * IWL_ANTENNA_AUX - Force AUX antenna
  97. */
  98. __le32 iwl3945_get_antenna_flags(const struct iwl_priv *priv)
  99. {
  100. struct iwl3945_eeprom *eeprom = (struct iwl3945_eeprom *)priv->eeprom;
  101. switch (iwl3945_mod_params.antenna) {
  102. case IWL_ANTENNA_DIVERSITY:
  103. return 0;
  104. case IWL_ANTENNA_MAIN:
  105. if (eeprom->antenna_switch_type)
  106. return RXON_FLG_DIS_DIV_MSK | RXON_FLG_ANT_B_MSK;
  107. return RXON_FLG_DIS_DIV_MSK | RXON_FLG_ANT_A_MSK;
  108. case IWL_ANTENNA_AUX:
  109. if (eeprom->antenna_switch_type)
  110. return RXON_FLG_DIS_DIV_MSK | RXON_FLG_ANT_A_MSK;
  111. return RXON_FLG_DIS_DIV_MSK | RXON_FLG_ANT_B_MSK;
  112. }
  113. /* bad antenna selector value */
  114. IWL_ERR(priv, "Bad antenna selector value (0x%x)\n",
  115. iwl3945_mod_params.antenna);
  116. return 0; /* "diversity" is default if error */
  117. }
  118. static int iwl3945_set_ccmp_dynamic_key_info(struct iwl_priv *priv,
  119. struct ieee80211_key_conf *keyconf,
  120. u8 sta_id)
  121. {
  122. unsigned long flags;
  123. __le16 key_flags = 0;
  124. int ret;
  125. key_flags |= (STA_KEY_FLG_CCMP | STA_KEY_FLG_MAP_KEY_MSK);
  126. key_flags |= cpu_to_le16(keyconf->keyidx << STA_KEY_FLG_KEYID_POS);
  127. if (sta_id == priv->contexts[IWL_RXON_CTX_BSS].bcast_sta_id)
  128. key_flags |= STA_KEY_MULTICAST_MSK;
  129. keyconf->flags |= IEEE80211_KEY_FLAG_GENERATE_IV;
  130. keyconf->hw_key_idx = keyconf->keyidx;
  131. key_flags &= ~STA_KEY_FLG_INVALID;
  132. spin_lock_irqsave(&priv->sta_lock, flags);
  133. priv->stations[sta_id].keyinfo.cipher = keyconf->cipher;
  134. priv->stations[sta_id].keyinfo.keylen = keyconf->keylen;
  135. memcpy(priv->stations[sta_id].keyinfo.key, keyconf->key,
  136. keyconf->keylen);
  137. memcpy(priv->stations[sta_id].sta.key.key, keyconf->key,
  138. keyconf->keylen);
  139. if ((priv->stations[sta_id].sta.key.key_flags & STA_KEY_FLG_ENCRYPT_MSK)
  140. == STA_KEY_FLG_NO_ENC)
  141. priv->stations[sta_id].sta.key.key_offset =
  142. iwl_get_free_ucode_key_index(priv);
  143. /* else, we are overriding an existing key => no need to allocated room
  144. * in uCode. */
  145. WARN(priv->stations[sta_id].sta.key.key_offset == WEP_INVALID_OFFSET,
  146. "no space for a new key");
  147. priv->stations[sta_id].sta.key.key_flags = key_flags;
  148. priv->stations[sta_id].sta.sta.modify_mask = STA_MODIFY_KEY_MASK;
  149. priv->stations[sta_id].sta.mode = STA_CONTROL_MODIFY_MSK;
  150. IWL_DEBUG_INFO(priv, "hwcrypto: modify ucode station key info\n");
  151. ret = iwl_send_add_sta(priv, &priv->stations[sta_id].sta, CMD_ASYNC);
  152. spin_unlock_irqrestore(&priv->sta_lock, flags);
  153. return ret;
  154. }
  155. static int iwl3945_set_tkip_dynamic_key_info(struct iwl_priv *priv,
  156. struct ieee80211_key_conf *keyconf,
  157. u8 sta_id)
  158. {
  159. return -EOPNOTSUPP;
  160. }
  161. static int iwl3945_set_wep_dynamic_key_info(struct iwl_priv *priv,
  162. struct ieee80211_key_conf *keyconf,
  163. u8 sta_id)
  164. {
  165. return -EOPNOTSUPP;
  166. }
  167. static int iwl3945_clear_sta_key_info(struct iwl_priv *priv, u8 sta_id)
  168. {
  169. unsigned long flags;
  170. struct iwl_addsta_cmd sta_cmd;
  171. spin_lock_irqsave(&priv->sta_lock, flags);
  172. memset(&priv->stations[sta_id].keyinfo, 0, sizeof(struct iwl_hw_key));
  173. memset(&priv->stations[sta_id].sta.key, 0,
  174. sizeof(struct iwl4965_keyinfo));
  175. priv->stations[sta_id].sta.key.key_flags = STA_KEY_FLG_NO_ENC;
  176. priv->stations[sta_id].sta.sta.modify_mask = STA_MODIFY_KEY_MASK;
  177. priv->stations[sta_id].sta.mode = STA_CONTROL_MODIFY_MSK;
  178. memcpy(&sta_cmd, &priv->stations[sta_id].sta, sizeof(struct iwl_addsta_cmd));
  179. spin_unlock_irqrestore(&priv->sta_lock, flags);
  180. IWL_DEBUG_INFO(priv, "hwcrypto: clear ucode station key info\n");
  181. return iwl_send_add_sta(priv, &sta_cmd, CMD_SYNC);
  182. }
  183. static int iwl3945_set_dynamic_key(struct iwl_priv *priv,
  184. struct ieee80211_key_conf *keyconf, u8 sta_id)
  185. {
  186. int ret = 0;
  187. keyconf->hw_key_idx = HW_KEY_DYNAMIC;
  188. switch (keyconf->cipher) {
  189. case WLAN_CIPHER_SUITE_CCMP:
  190. ret = iwl3945_set_ccmp_dynamic_key_info(priv, keyconf, sta_id);
  191. break;
  192. case WLAN_CIPHER_SUITE_TKIP:
  193. ret = iwl3945_set_tkip_dynamic_key_info(priv, keyconf, sta_id);
  194. break;
  195. case WLAN_CIPHER_SUITE_WEP40:
  196. case WLAN_CIPHER_SUITE_WEP104:
  197. ret = iwl3945_set_wep_dynamic_key_info(priv, keyconf, sta_id);
  198. break;
  199. default:
  200. IWL_ERR(priv, "Unknown alg: %s alg=%x\n", __func__,
  201. keyconf->cipher);
  202. ret = -EINVAL;
  203. }
  204. IWL_DEBUG_WEP(priv, "Set dynamic key: alg=%x len=%d idx=%d sta=%d ret=%d\n",
  205. keyconf->cipher, keyconf->keylen, keyconf->keyidx,
  206. sta_id, ret);
  207. return ret;
  208. }
  209. static int iwl3945_remove_static_key(struct iwl_priv *priv)
  210. {
  211. int ret = -EOPNOTSUPP;
  212. return ret;
  213. }
  214. static int iwl3945_set_static_key(struct iwl_priv *priv,
  215. struct ieee80211_key_conf *key)
  216. {
  217. if (key->cipher == WLAN_CIPHER_SUITE_WEP40 ||
  218. key->cipher == WLAN_CIPHER_SUITE_WEP104)
  219. return -EOPNOTSUPP;
  220. IWL_ERR(priv, "Static key invalid: cipher %x\n", key->cipher);
  221. return -EINVAL;
  222. }
  223. static void iwl3945_clear_free_frames(struct iwl_priv *priv)
  224. {
  225. struct list_head *element;
  226. IWL_DEBUG_INFO(priv, "%d frames on pre-allocated heap on clear.\n",
  227. priv->frames_count);
  228. while (!list_empty(&priv->free_frames)) {
  229. element = priv->free_frames.next;
  230. list_del(element);
  231. kfree(list_entry(element, struct iwl3945_frame, list));
  232. priv->frames_count--;
  233. }
  234. if (priv->frames_count) {
  235. IWL_WARN(priv, "%d frames still in use. Did we lose one?\n",
  236. priv->frames_count);
  237. priv->frames_count = 0;
  238. }
  239. }
  240. static struct iwl3945_frame *iwl3945_get_free_frame(struct iwl_priv *priv)
  241. {
  242. struct iwl3945_frame *frame;
  243. struct list_head *element;
  244. if (list_empty(&priv->free_frames)) {
  245. frame = kzalloc(sizeof(*frame), GFP_KERNEL);
  246. if (!frame) {
  247. IWL_ERR(priv, "Could not allocate frame!\n");
  248. return NULL;
  249. }
  250. priv->frames_count++;
  251. return frame;
  252. }
  253. element = priv->free_frames.next;
  254. list_del(element);
  255. return list_entry(element, struct iwl3945_frame, list);
  256. }
  257. static void iwl3945_free_frame(struct iwl_priv *priv, struct iwl3945_frame *frame)
  258. {
  259. memset(frame, 0, sizeof(*frame));
  260. list_add(&frame->list, &priv->free_frames);
  261. }
  262. unsigned int iwl3945_fill_beacon_frame(struct iwl_priv *priv,
  263. struct ieee80211_hdr *hdr,
  264. int left)
  265. {
  266. if (!iwl_is_associated(priv, IWL_RXON_CTX_BSS) || !priv->beacon_skb)
  267. return 0;
  268. if (priv->beacon_skb->len > left)
  269. return 0;
  270. memcpy(hdr, priv->beacon_skb->data, priv->beacon_skb->len);
  271. return priv->beacon_skb->len;
  272. }
  273. static int iwl3945_send_beacon_cmd(struct iwl_priv *priv)
  274. {
  275. struct iwl3945_frame *frame;
  276. unsigned int frame_size;
  277. int rc;
  278. u8 rate;
  279. frame = iwl3945_get_free_frame(priv);
  280. if (!frame) {
  281. IWL_ERR(priv, "Could not obtain free frame buffer for beacon "
  282. "command.\n");
  283. return -ENOMEM;
  284. }
  285. rate = iwl_rate_get_lowest_plcp(priv,
  286. &priv->contexts[IWL_RXON_CTX_BSS]);
  287. frame_size = iwl3945_hw_get_beacon_cmd(priv, frame, rate);
  288. rc = iwl_send_cmd_pdu(priv, REPLY_TX_BEACON, frame_size,
  289. &frame->u.cmd[0]);
  290. iwl3945_free_frame(priv, frame);
  291. return rc;
  292. }
  293. static void iwl3945_unset_hw_params(struct iwl_priv *priv)
  294. {
  295. if (priv->_3945.shared_virt)
  296. dma_free_coherent(&priv->pci_dev->dev,
  297. sizeof(struct iwl3945_shared),
  298. priv->_3945.shared_virt,
  299. priv->_3945.shared_phys);
  300. }
  301. static void iwl3945_build_tx_cmd_hwcrypto(struct iwl_priv *priv,
  302. struct ieee80211_tx_info *info,
  303. struct iwl_device_cmd *cmd,
  304. struct sk_buff *skb_frag,
  305. int sta_id)
  306. {
  307. struct iwl3945_tx_cmd *tx_cmd = (struct iwl3945_tx_cmd *)cmd->cmd.payload;
  308. struct iwl_hw_key *keyinfo = &priv->stations[sta_id].keyinfo;
  309. tx_cmd->sec_ctl = 0;
  310. switch (keyinfo->cipher) {
  311. case WLAN_CIPHER_SUITE_CCMP:
  312. tx_cmd->sec_ctl = TX_CMD_SEC_CCM;
  313. memcpy(tx_cmd->key, keyinfo->key, keyinfo->keylen);
  314. IWL_DEBUG_TX(priv, "tx_cmd with AES hwcrypto\n");
  315. break;
  316. case WLAN_CIPHER_SUITE_TKIP:
  317. break;
  318. case WLAN_CIPHER_SUITE_WEP104:
  319. tx_cmd->sec_ctl |= TX_CMD_SEC_KEY128;
  320. /* fall through */
  321. case WLAN_CIPHER_SUITE_WEP40:
  322. tx_cmd->sec_ctl |= TX_CMD_SEC_WEP |
  323. (info->control.hw_key->hw_key_idx & TX_CMD_SEC_MSK) << TX_CMD_SEC_SHIFT;
  324. memcpy(&tx_cmd->key[3], keyinfo->key, keyinfo->keylen);
  325. IWL_DEBUG_TX(priv, "Configuring packet for WEP encryption "
  326. "with key %d\n", info->control.hw_key->hw_key_idx);
  327. break;
  328. default:
  329. IWL_ERR(priv, "Unknown encode cipher %x\n", keyinfo->cipher);
  330. break;
  331. }
  332. }
  333. /*
  334. * handle build REPLY_TX command notification.
  335. */
  336. static void iwl3945_build_tx_cmd_basic(struct iwl_priv *priv,
  337. struct iwl_device_cmd *cmd,
  338. struct ieee80211_tx_info *info,
  339. struct ieee80211_hdr *hdr, u8 std_id)
  340. {
  341. struct iwl3945_tx_cmd *tx_cmd = (struct iwl3945_tx_cmd *)cmd->cmd.payload;
  342. __le32 tx_flags = tx_cmd->tx_flags;
  343. __le16 fc = hdr->frame_control;
  344. tx_cmd->stop_time.life_time = TX_CMD_LIFE_TIME_INFINITE;
  345. if (!(info->flags & IEEE80211_TX_CTL_NO_ACK)) {
  346. tx_flags |= TX_CMD_FLG_ACK_MSK;
  347. if (ieee80211_is_mgmt(fc))
  348. tx_flags |= TX_CMD_FLG_SEQ_CTL_MSK;
  349. if (ieee80211_is_probe_resp(fc) &&
  350. !(le16_to_cpu(hdr->seq_ctrl) & 0xf))
  351. tx_flags |= TX_CMD_FLG_TSF_MSK;
  352. } else {
  353. tx_flags &= (~TX_CMD_FLG_ACK_MSK);
  354. tx_flags |= TX_CMD_FLG_SEQ_CTL_MSK;
  355. }
  356. tx_cmd->sta_id = std_id;
  357. if (ieee80211_has_morefrags(fc))
  358. tx_flags |= TX_CMD_FLG_MORE_FRAG_MSK;
  359. if (ieee80211_is_data_qos(fc)) {
  360. u8 *qc = ieee80211_get_qos_ctl(hdr);
  361. tx_cmd->tid_tspec = qc[0] & 0xf;
  362. tx_flags &= ~TX_CMD_FLG_SEQ_CTL_MSK;
  363. } else {
  364. tx_flags |= TX_CMD_FLG_SEQ_CTL_MSK;
  365. }
  366. priv->cfg->ops->utils->tx_cmd_protection(priv, info, fc, &tx_flags);
  367. tx_flags &= ~(TX_CMD_FLG_ANT_SEL_MSK);
  368. if (ieee80211_is_mgmt(fc)) {
  369. if (ieee80211_is_assoc_req(fc) || ieee80211_is_reassoc_req(fc))
  370. tx_cmd->timeout.pm_frame_timeout = cpu_to_le16(3);
  371. else
  372. tx_cmd->timeout.pm_frame_timeout = cpu_to_le16(2);
  373. } else {
  374. tx_cmd->timeout.pm_frame_timeout = 0;
  375. }
  376. tx_cmd->driver_txop = 0;
  377. tx_cmd->tx_flags = tx_flags;
  378. tx_cmd->next_frame_len = 0;
  379. }
  380. /*
  381. * start REPLY_TX command process
  382. */
  383. static int iwl3945_tx_skb(struct iwl_priv *priv, struct sk_buff *skb)
  384. {
  385. struct ieee80211_hdr *hdr = (struct ieee80211_hdr *)skb->data;
  386. struct ieee80211_tx_info *info = IEEE80211_SKB_CB(skb);
  387. struct iwl3945_tx_cmd *tx_cmd;
  388. struct iwl_tx_queue *txq = NULL;
  389. struct iwl_queue *q = NULL;
  390. struct iwl_device_cmd *out_cmd;
  391. struct iwl_cmd_meta *out_meta;
  392. dma_addr_t phys_addr;
  393. dma_addr_t txcmd_phys;
  394. int txq_id = skb_get_queue_mapping(skb);
  395. u16 len, idx, hdr_len;
  396. u8 id;
  397. u8 unicast;
  398. u8 sta_id;
  399. u8 tid = 0;
  400. __le16 fc;
  401. u8 wait_write_ptr = 0;
  402. unsigned long flags;
  403. spin_lock_irqsave(&priv->lock, flags);
  404. if (iwl_is_rfkill(priv)) {
  405. IWL_DEBUG_DROP(priv, "Dropping - RF KILL\n");
  406. goto drop_unlock;
  407. }
  408. if ((ieee80211_get_tx_rate(priv->hw, info)->hw_value & 0xFF) == IWL_INVALID_RATE) {
  409. IWL_ERR(priv, "ERROR: No TX rate available.\n");
  410. goto drop_unlock;
  411. }
  412. unicast = !is_multicast_ether_addr(hdr->addr1);
  413. id = 0;
  414. fc = hdr->frame_control;
  415. #ifdef CONFIG_IWLWIFI_DEBUG
  416. if (ieee80211_is_auth(fc))
  417. IWL_DEBUG_TX(priv, "Sending AUTH frame\n");
  418. else if (ieee80211_is_assoc_req(fc))
  419. IWL_DEBUG_TX(priv, "Sending ASSOC frame\n");
  420. else if (ieee80211_is_reassoc_req(fc))
  421. IWL_DEBUG_TX(priv, "Sending REASSOC frame\n");
  422. #endif
  423. spin_unlock_irqrestore(&priv->lock, flags);
  424. hdr_len = ieee80211_hdrlen(fc);
  425. /* Find index into station table for destination station */
  426. sta_id = iwl_sta_id_or_broadcast(
  427. priv, &priv->contexts[IWL_RXON_CTX_BSS],
  428. info->control.sta);
  429. if (sta_id == IWL_INVALID_STATION) {
  430. IWL_DEBUG_DROP(priv, "Dropping - INVALID STATION: %pM\n",
  431. hdr->addr1);
  432. goto drop;
  433. }
  434. IWL_DEBUG_RATE(priv, "station Id %d\n", sta_id);
  435. if (ieee80211_is_data_qos(fc)) {
  436. u8 *qc = ieee80211_get_qos_ctl(hdr);
  437. tid = qc[0] & IEEE80211_QOS_CTL_TID_MASK;
  438. if (unlikely(tid >= MAX_TID_COUNT))
  439. goto drop;
  440. }
  441. /* Descriptor for chosen Tx queue */
  442. txq = &priv->txq[txq_id];
  443. q = &txq->q;
  444. if ((iwl_queue_space(q) < q->high_mark))
  445. goto drop;
  446. spin_lock_irqsave(&priv->lock, flags);
  447. idx = get_cmd_index(q, q->write_ptr, 0);
  448. /* Set up driver data for this TFD */
  449. memset(&(txq->txb[q->write_ptr]), 0, sizeof(struct iwl_tx_info));
  450. txq->txb[q->write_ptr].skb = skb;
  451. txq->txb[q->write_ptr].ctx = &priv->contexts[IWL_RXON_CTX_BSS];
  452. /* Init first empty entry in queue's array of Tx/cmd buffers */
  453. out_cmd = txq->cmd[idx];
  454. out_meta = &txq->meta[idx];
  455. tx_cmd = (struct iwl3945_tx_cmd *)out_cmd->cmd.payload;
  456. memset(&out_cmd->hdr, 0, sizeof(out_cmd->hdr));
  457. memset(tx_cmd, 0, sizeof(*tx_cmd));
  458. /*
  459. * Set up the Tx-command (not MAC!) header.
  460. * Store the chosen Tx queue and TFD index within the sequence field;
  461. * after Tx, uCode's Tx response will return this value so driver can
  462. * locate the frame within the tx queue and do post-tx processing.
  463. */
  464. out_cmd->hdr.cmd = REPLY_TX;
  465. out_cmd->hdr.sequence = cpu_to_le16((u16)(QUEUE_TO_SEQ(txq_id) |
  466. INDEX_TO_SEQ(q->write_ptr)));
  467. /* Copy MAC header from skb into command buffer */
  468. memcpy(tx_cmd->hdr, hdr, hdr_len);
  469. if (info->control.hw_key)
  470. iwl3945_build_tx_cmd_hwcrypto(priv, info, out_cmd, skb, sta_id);
  471. /* TODO need this for burst mode later on */
  472. iwl3945_build_tx_cmd_basic(priv, out_cmd, info, hdr, sta_id);
  473. /* set is_hcca to 0; it probably will never be implemented */
  474. iwl3945_hw_build_tx_cmd_rate(priv, out_cmd, info, hdr, sta_id, 0);
  475. /* Total # bytes to be transmitted */
  476. len = (u16)skb->len;
  477. tx_cmd->len = cpu_to_le16(len);
  478. iwl_dbg_log_tx_data_frame(priv, len, hdr);
  479. iwl_update_stats(priv, true, fc, len);
  480. tx_cmd->tx_flags &= ~TX_CMD_FLG_ANT_A_MSK;
  481. tx_cmd->tx_flags &= ~TX_CMD_FLG_ANT_B_MSK;
  482. if (!ieee80211_has_morefrags(hdr->frame_control)) {
  483. txq->need_update = 1;
  484. } else {
  485. wait_write_ptr = 1;
  486. txq->need_update = 0;
  487. }
  488. IWL_DEBUG_TX(priv, "sequence nr = 0X%x\n",
  489. le16_to_cpu(out_cmd->hdr.sequence));
  490. IWL_DEBUG_TX(priv, "tx_flags = 0X%x\n", le32_to_cpu(tx_cmd->tx_flags));
  491. iwl_print_hex_dump(priv, IWL_DL_TX, tx_cmd, sizeof(*tx_cmd));
  492. iwl_print_hex_dump(priv, IWL_DL_TX, (u8 *)tx_cmd->hdr,
  493. ieee80211_hdrlen(fc));
  494. /*
  495. * Use the first empty entry in this queue's command buffer array
  496. * to contain the Tx command and MAC header concatenated together
  497. * (payload data will be in another buffer).
  498. * Size of this varies, due to varying MAC header length.
  499. * If end is not dword aligned, we'll have 2 extra bytes at the end
  500. * of the MAC header (device reads on dword boundaries).
  501. * We'll tell device about this padding later.
  502. */
  503. len = sizeof(struct iwl3945_tx_cmd) +
  504. sizeof(struct iwl_cmd_header) + hdr_len;
  505. len = (len + 3) & ~3;
  506. /* Physical address of this Tx command's header (not MAC header!),
  507. * within command buffer array. */
  508. txcmd_phys = pci_map_single(priv->pci_dev, &out_cmd->hdr,
  509. len, PCI_DMA_TODEVICE);
  510. /* we do not map meta data ... so we can safely access address to
  511. * provide to unmap command*/
  512. dma_unmap_addr_set(out_meta, mapping, txcmd_phys);
  513. dma_unmap_len_set(out_meta, len, len);
  514. /* Add buffer containing Tx command and MAC(!) header to TFD's
  515. * first entry */
  516. priv->cfg->ops->lib->txq_attach_buf_to_tfd(priv, txq,
  517. txcmd_phys, len, 1, 0);
  518. /* Set up TFD's 2nd entry to point directly to remainder of skb,
  519. * if any (802.11 null frames have no payload). */
  520. len = skb->len - hdr_len;
  521. if (len) {
  522. phys_addr = pci_map_single(priv->pci_dev, skb->data + hdr_len,
  523. len, PCI_DMA_TODEVICE);
  524. priv->cfg->ops->lib->txq_attach_buf_to_tfd(priv, txq,
  525. phys_addr, len,
  526. 0, U32_PAD(len));
  527. }
  528. /* Tell device the write index *just past* this latest filled TFD */
  529. q->write_ptr = iwl_queue_inc_wrap(q->write_ptr, q->n_bd);
  530. iwl_txq_update_write_ptr(priv, txq);
  531. spin_unlock_irqrestore(&priv->lock, flags);
  532. if ((iwl_queue_space(q) < q->high_mark)
  533. && priv->mac80211_registered) {
  534. if (wait_write_ptr) {
  535. spin_lock_irqsave(&priv->lock, flags);
  536. txq->need_update = 1;
  537. iwl_txq_update_write_ptr(priv, txq);
  538. spin_unlock_irqrestore(&priv->lock, flags);
  539. }
  540. iwl_stop_queue(priv, txq);
  541. }
  542. return 0;
  543. drop_unlock:
  544. spin_unlock_irqrestore(&priv->lock, flags);
  545. drop:
  546. return -1;
  547. }
  548. static int iwl3945_get_measurement(struct iwl_priv *priv,
  549. struct ieee80211_measurement_params *params,
  550. u8 type)
  551. {
  552. struct iwl_spectrum_cmd spectrum;
  553. struct iwl_rx_packet *pkt;
  554. struct iwl_host_cmd cmd = {
  555. .id = REPLY_SPECTRUM_MEASUREMENT_CMD,
  556. .data = (void *)&spectrum,
  557. .flags = CMD_WANT_SKB,
  558. };
  559. u32 add_time = le64_to_cpu(params->start_time);
  560. int rc;
  561. int spectrum_resp_status;
  562. int duration = le16_to_cpu(params->duration);
  563. struct iwl_rxon_context *ctx = &priv->contexts[IWL_RXON_CTX_BSS];
  564. if (iwl_is_associated(priv, IWL_RXON_CTX_BSS))
  565. add_time = iwl_usecs_to_beacons(priv,
  566. le64_to_cpu(params->start_time) - priv->_3945.last_tsf,
  567. le16_to_cpu(ctx->timing.beacon_interval));
  568. memset(&spectrum, 0, sizeof(spectrum));
  569. spectrum.channel_count = cpu_to_le16(1);
  570. spectrum.flags =
  571. RXON_FLG_TSF2HOST_MSK | RXON_FLG_ANT_A_MSK | RXON_FLG_DIS_DIV_MSK;
  572. spectrum.filter_flags = MEASUREMENT_FILTER_FLAG;
  573. cmd.len = sizeof(spectrum);
  574. spectrum.len = cpu_to_le16(cmd.len - sizeof(spectrum.len));
  575. if (iwl_is_associated(priv, IWL_RXON_CTX_BSS))
  576. spectrum.start_time =
  577. iwl_add_beacon_time(priv,
  578. priv->_3945.last_beacon_time, add_time,
  579. le16_to_cpu(ctx->timing.beacon_interval));
  580. else
  581. spectrum.start_time = 0;
  582. spectrum.channels[0].duration = cpu_to_le32(duration * TIME_UNIT);
  583. spectrum.channels[0].channel = params->channel;
  584. spectrum.channels[0].type = type;
  585. if (ctx->active.flags & RXON_FLG_BAND_24G_MSK)
  586. spectrum.flags |= RXON_FLG_BAND_24G_MSK |
  587. RXON_FLG_AUTO_DETECT_MSK | RXON_FLG_TGG_PROTECT_MSK;
  588. rc = iwl_send_cmd_sync(priv, &cmd);
  589. if (rc)
  590. return rc;
  591. pkt = (struct iwl_rx_packet *)cmd.reply_page;
  592. if (pkt->hdr.flags & IWL_CMD_FAILED_MSK) {
  593. IWL_ERR(priv, "Bad return from REPLY_RX_ON_ASSOC command\n");
  594. rc = -EIO;
  595. }
  596. spectrum_resp_status = le16_to_cpu(pkt->u.spectrum.status);
  597. switch (spectrum_resp_status) {
  598. case 0: /* Command will be handled */
  599. if (pkt->u.spectrum.id != 0xff) {
  600. IWL_DEBUG_INFO(priv, "Replaced existing measurement: %d\n",
  601. pkt->u.spectrum.id);
  602. priv->measurement_status &= ~MEASUREMENT_READY;
  603. }
  604. priv->measurement_status |= MEASUREMENT_ACTIVE;
  605. rc = 0;
  606. break;
  607. case 1: /* Command will not be handled */
  608. rc = -EAGAIN;
  609. break;
  610. }
  611. iwl_free_pages(priv, cmd.reply_page);
  612. return rc;
  613. }
  614. static void iwl3945_rx_reply_alive(struct iwl_priv *priv,
  615. struct iwl_rx_mem_buffer *rxb)
  616. {
  617. struct iwl_rx_packet *pkt = rxb_addr(rxb);
  618. struct iwl_alive_resp *palive;
  619. struct delayed_work *pwork;
  620. palive = &pkt->u.alive_frame;
  621. IWL_DEBUG_INFO(priv, "Alive ucode status 0x%08X revision "
  622. "0x%01X 0x%01X\n",
  623. palive->is_valid, palive->ver_type,
  624. palive->ver_subtype);
  625. if (palive->ver_subtype == INITIALIZE_SUBTYPE) {
  626. IWL_DEBUG_INFO(priv, "Initialization Alive received.\n");
  627. memcpy(&priv->card_alive_init, &pkt->u.alive_frame,
  628. sizeof(struct iwl_alive_resp));
  629. pwork = &priv->init_alive_start;
  630. } else {
  631. IWL_DEBUG_INFO(priv, "Runtime Alive received.\n");
  632. memcpy(&priv->card_alive, &pkt->u.alive_frame,
  633. sizeof(struct iwl_alive_resp));
  634. pwork = &priv->alive_start;
  635. iwl3945_disable_events(priv);
  636. }
  637. /* We delay the ALIVE response by 5ms to
  638. * give the HW RF Kill time to activate... */
  639. if (palive->is_valid == UCODE_VALID_OK)
  640. queue_delayed_work(priv->workqueue, pwork,
  641. msecs_to_jiffies(5));
  642. else
  643. IWL_WARN(priv, "uCode did not respond OK.\n");
  644. }
  645. static void iwl3945_rx_reply_add_sta(struct iwl_priv *priv,
  646. struct iwl_rx_mem_buffer *rxb)
  647. {
  648. #ifdef CONFIG_IWLWIFI_DEBUG
  649. struct iwl_rx_packet *pkt = rxb_addr(rxb);
  650. #endif
  651. IWL_DEBUG_RX(priv, "Received REPLY_ADD_STA: 0x%02X\n", pkt->u.status);
  652. }
  653. static void iwl3945_bg_beacon_update(struct work_struct *work)
  654. {
  655. struct iwl_priv *priv =
  656. container_of(work, struct iwl_priv, beacon_update);
  657. struct sk_buff *beacon;
  658. /* Pull updated AP beacon from mac80211. will fail if not in AP mode */
  659. beacon = ieee80211_beacon_get(priv->hw,
  660. priv->contexts[IWL_RXON_CTX_BSS].vif);
  661. if (!beacon) {
  662. IWL_ERR(priv, "update beacon failed\n");
  663. return;
  664. }
  665. mutex_lock(&priv->mutex);
  666. /* new beacon skb is allocated every time; dispose previous.*/
  667. if (priv->beacon_skb)
  668. dev_kfree_skb(priv->beacon_skb);
  669. priv->beacon_skb = beacon;
  670. mutex_unlock(&priv->mutex);
  671. iwl3945_send_beacon_cmd(priv);
  672. }
  673. static void iwl3945_rx_beacon_notif(struct iwl_priv *priv,
  674. struct iwl_rx_mem_buffer *rxb)
  675. {
  676. struct iwl_rx_packet *pkt = rxb_addr(rxb);
  677. struct iwl3945_beacon_notif *beacon = &(pkt->u.beacon_status);
  678. #ifdef CONFIG_IWLWIFI_DEBUG
  679. u8 rate = beacon->beacon_notify_hdr.rate;
  680. IWL_DEBUG_RX(priv, "beacon status %x retries %d iss %d "
  681. "tsf %d %d rate %d\n",
  682. le32_to_cpu(beacon->beacon_notify_hdr.status) & TX_STATUS_MSK,
  683. beacon->beacon_notify_hdr.failure_frame,
  684. le32_to_cpu(beacon->ibss_mgr_status),
  685. le32_to_cpu(beacon->high_tsf),
  686. le32_to_cpu(beacon->low_tsf), rate);
  687. #endif
  688. priv->ibss_manager = le32_to_cpu(beacon->ibss_mgr_status);
  689. if ((priv->iw_mode == NL80211_IFTYPE_AP) &&
  690. (!test_bit(STATUS_EXIT_PENDING, &priv->status)))
  691. queue_work(priv->workqueue, &priv->beacon_update);
  692. }
  693. /* Handle notification from uCode that card's power state is changing
  694. * due to software, hardware, or critical temperature RFKILL */
  695. static void iwl3945_rx_card_state_notif(struct iwl_priv *priv,
  696. struct iwl_rx_mem_buffer *rxb)
  697. {
  698. struct iwl_rx_packet *pkt = rxb_addr(rxb);
  699. u32 flags = le32_to_cpu(pkt->u.card_state_notif.flags);
  700. unsigned long status = priv->status;
  701. IWL_WARN(priv, "Card state received: HW:%s SW:%s\n",
  702. (flags & HW_CARD_DISABLED) ? "Kill" : "On",
  703. (flags & SW_CARD_DISABLED) ? "Kill" : "On");
  704. iwl_write32(priv, CSR_UCODE_DRV_GP1_SET,
  705. CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
  706. if (flags & HW_CARD_DISABLED)
  707. set_bit(STATUS_RF_KILL_HW, &priv->status);
  708. else
  709. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  710. iwl_scan_cancel(priv);
  711. if ((test_bit(STATUS_RF_KILL_HW, &status) !=
  712. test_bit(STATUS_RF_KILL_HW, &priv->status)))
  713. wiphy_rfkill_set_hw_state(priv->hw->wiphy,
  714. test_bit(STATUS_RF_KILL_HW, &priv->status));
  715. else
  716. wake_up_interruptible(&priv->wait_command_queue);
  717. }
  718. /**
  719. * iwl3945_setup_rx_handlers - Initialize Rx handler callbacks
  720. *
  721. * Setup the RX handlers for each of the reply types sent from the uCode
  722. * to the host.
  723. *
  724. * This function chains into the hardware specific files for them to setup
  725. * any hardware specific handlers as well.
  726. */
  727. static void iwl3945_setup_rx_handlers(struct iwl_priv *priv)
  728. {
  729. priv->rx_handlers[REPLY_ALIVE] = iwl3945_rx_reply_alive;
  730. priv->rx_handlers[REPLY_ADD_STA] = iwl3945_rx_reply_add_sta;
  731. priv->rx_handlers[REPLY_ERROR] = iwl_rx_reply_error;
  732. priv->rx_handlers[CHANNEL_SWITCH_NOTIFICATION] = iwl_rx_csa;
  733. priv->rx_handlers[SPECTRUM_MEASURE_NOTIFICATION] =
  734. iwl_rx_spectrum_measure_notif;
  735. priv->rx_handlers[PM_SLEEP_NOTIFICATION] = iwl_rx_pm_sleep_notif;
  736. priv->rx_handlers[PM_DEBUG_STATISTIC_NOTIFIC] =
  737. iwl_rx_pm_debug_statistics_notif;
  738. priv->rx_handlers[BEACON_NOTIFICATION] = iwl3945_rx_beacon_notif;
  739. /*
  740. * The same handler is used for both the REPLY to a discrete
  741. * statistics request from the host as well as for the periodic
  742. * statistics notifications (after received beacons) from the uCode.
  743. */
  744. priv->rx_handlers[REPLY_STATISTICS_CMD] = iwl3945_reply_statistics;
  745. priv->rx_handlers[STATISTICS_NOTIFICATION] = iwl3945_hw_rx_statistics;
  746. iwl_setup_rx_scan_handlers(priv);
  747. priv->rx_handlers[CARD_STATE_NOTIFICATION] = iwl3945_rx_card_state_notif;
  748. /* Set up hardware specific Rx handlers */
  749. iwl3945_hw_rx_handler_setup(priv);
  750. }
  751. /************************** RX-FUNCTIONS ****************************/
  752. /*
  753. * Rx theory of operation
  754. *
  755. * The host allocates 32 DMA target addresses and passes the host address
  756. * to the firmware at register IWL_RFDS_TABLE_LOWER + N * RFD_SIZE where N is
  757. * 0 to 31
  758. *
  759. * Rx Queue Indexes
  760. * The host/firmware share two index registers for managing the Rx buffers.
  761. *
  762. * The READ index maps to the first position that the firmware may be writing
  763. * to -- the driver can read up to (but not including) this position and get
  764. * good data.
  765. * The READ index is managed by the firmware once the card is enabled.
  766. *
  767. * The WRITE index maps to the last position the driver has read from -- the
  768. * position preceding WRITE is the last slot the firmware can place a packet.
  769. *
  770. * The queue is empty (no good data) if WRITE = READ - 1, and is full if
  771. * WRITE = READ.
  772. *
  773. * During initialization, the host sets up the READ queue position to the first
  774. * INDEX position, and WRITE to the last (READ - 1 wrapped)
  775. *
  776. * When the firmware places a packet in a buffer, it will advance the READ index
  777. * and fire the RX interrupt. The driver can then query the READ index and
  778. * process as many packets as possible, moving the WRITE index forward as it
  779. * resets the Rx queue buffers with new memory.
  780. *
  781. * The management in the driver is as follows:
  782. * + A list of pre-allocated SKBs is stored in iwl->rxq->rx_free. When
  783. * iwl->rxq->free_count drops to or below RX_LOW_WATERMARK, work is scheduled
  784. * to replenish the iwl->rxq->rx_free.
  785. * + In iwl3945_rx_replenish (scheduled) if 'processed' != 'read' then the
  786. * iwl->rxq is replenished and the READ INDEX is updated (updating the
  787. * 'processed' and 'read' driver indexes as well)
  788. * + A received packet is processed and handed to the kernel network stack,
  789. * detached from the iwl->rxq. The driver 'processed' index is updated.
  790. * + The Host/Firmware iwl->rxq is replenished at tasklet time from the rx_free
  791. * list. If there are no allocated buffers in iwl->rxq->rx_free, the READ
  792. * INDEX is not incremented and iwl->status(RX_STALLED) is set. If there
  793. * were enough free buffers and RX_STALLED is set it is cleared.
  794. *
  795. *
  796. * Driver sequence:
  797. *
  798. * iwl3945_rx_replenish() Replenishes rx_free list from rx_used, and calls
  799. * iwl3945_rx_queue_restock
  800. * iwl3945_rx_queue_restock() Moves available buffers from rx_free into Rx
  801. * queue, updates firmware pointers, and updates
  802. * the WRITE index. If insufficient rx_free buffers
  803. * are available, schedules iwl3945_rx_replenish
  804. *
  805. * -- enable interrupts --
  806. * ISR - iwl3945_rx() Detach iwl_rx_mem_buffers from pool up to the
  807. * READ INDEX, detaching the SKB from the pool.
  808. * Moves the packet buffer from queue to rx_used.
  809. * Calls iwl3945_rx_queue_restock to refill any empty
  810. * slots.
  811. * ...
  812. *
  813. */
  814. /**
  815. * iwl3945_dma_addr2rbd_ptr - convert a DMA address to a uCode read buffer ptr
  816. */
  817. static inline __le32 iwl3945_dma_addr2rbd_ptr(struct iwl_priv *priv,
  818. dma_addr_t dma_addr)
  819. {
  820. return cpu_to_le32((u32)dma_addr);
  821. }
  822. /**
  823. * iwl3945_rx_queue_restock - refill RX queue from pre-allocated pool
  824. *
  825. * If there are slots in the RX queue that need to be restocked,
  826. * and we have free pre-allocated buffers, fill the ranks as much
  827. * as we can, pulling from rx_free.
  828. *
  829. * This moves the 'write' index forward to catch up with 'processed', and
  830. * also updates the memory address in the firmware to reference the new
  831. * target buffer.
  832. */
  833. static void iwl3945_rx_queue_restock(struct iwl_priv *priv)
  834. {
  835. struct iwl_rx_queue *rxq = &priv->rxq;
  836. struct list_head *element;
  837. struct iwl_rx_mem_buffer *rxb;
  838. unsigned long flags;
  839. int write;
  840. spin_lock_irqsave(&rxq->lock, flags);
  841. write = rxq->write & ~0x7;
  842. while ((iwl_rx_queue_space(rxq) > 0) && (rxq->free_count)) {
  843. /* Get next free Rx buffer, remove from free list */
  844. element = rxq->rx_free.next;
  845. rxb = list_entry(element, struct iwl_rx_mem_buffer, list);
  846. list_del(element);
  847. /* Point to Rx buffer via next RBD in circular buffer */
  848. rxq->bd[rxq->write] = iwl3945_dma_addr2rbd_ptr(priv, rxb->page_dma);
  849. rxq->queue[rxq->write] = rxb;
  850. rxq->write = (rxq->write + 1) & RX_QUEUE_MASK;
  851. rxq->free_count--;
  852. }
  853. spin_unlock_irqrestore(&rxq->lock, flags);
  854. /* If the pre-allocated buffer pool is dropping low, schedule to
  855. * refill it */
  856. if (rxq->free_count <= RX_LOW_WATERMARK)
  857. queue_work(priv->workqueue, &priv->rx_replenish);
  858. /* If we've added more space for the firmware to place data, tell it.
  859. * Increment device's write pointer in multiples of 8. */
  860. if ((rxq->write_actual != (rxq->write & ~0x7))
  861. || (abs(rxq->write - rxq->read) > 7)) {
  862. spin_lock_irqsave(&rxq->lock, flags);
  863. rxq->need_update = 1;
  864. spin_unlock_irqrestore(&rxq->lock, flags);
  865. iwl_rx_queue_update_write_ptr(priv, rxq);
  866. }
  867. }
  868. /**
  869. * iwl3945_rx_replenish - Move all used packet from rx_used to rx_free
  870. *
  871. * When moving to rx_free an SKB is allocated for the slot.
  872. *
  873. * Also restock the Rx queue via iwl3945_rx_queue_restock.
  874. * This is called as a scheduled work item (except for during initialization)
  875. */
  876. static void iwl3945_rx_allocate(struct iwl_priv *priv, gfp_t priority)
  877. {
  878. struct iwl_rx_queue *rxq = &priv->rxq;
  879. struct list_head *element;
  880. struct iwl_rx_mem_buffer *rxb;
  881. struct page *page;
  882. unsigned long flags;
  883. gfp_t gfp_mask = priority;
  884. while (1) {
  885. spin_lock_irqsave(&rxq->lock, flags);
  886. if (list_empty(&rxq->rx_used)) {
  887. spin_unlock_irqrestore(&rxq->lock, flags);
  888. return;
  889. }
  890. spin_unlock_irqrestore(&rxq->lock, flags);
  891. if (rxq->free_count > RX_LOW_WATERMARK)
  892. gfp_mask |= __GFP_NOWARN;
  893. if (priv->hw_params.rx_page_order > 0)
  894. gfp_mask |= __GFP_COMP;
  895. /* Alloc a new receive buffer */
  896. page = alloc_pages(gfp_mask, priv->hw_params.rx_page_order);
  897. if (!page) {
  898. if (net_ratelimit())
  899. IWL_DEBUG_INFO(priv, "Failed to allocate SKB buffer.\n");
  900. if ((rxq->free_count <= RX_LOW_WATERMARK) &&
  901. net_ratelimit())
  902. IWL_CRIT(priv, "Failed to allocate SKB buffer with %s. Only %u free buffers remaining.\n",
  903. priority == GFP_ATOMIC ? "GFP_ATOMIC" : "GFP_KERNEL",
  904. rxq->free_count);
  905. /* We don't reschedule replenish work here -- we will
  906. * call the restock method and if it still needs
  907. * more buffers it will schedule replenish */
  908. break;
  909. }
  910. spin_lock_irqsave(&rxq->lock, flags);
  911. if (list_empty(&rxq->rx_used)) {
  912. spin_unlock_irqrestore(&rxq->lock, flags);
  913. __free_pages(page, priv->hw_params.rx_page_order);
  914. return;
  915. }
  916. element = rxq->rx_used.next;
  917. rxb = list_entry(element, struct iwl_rx_mem_buffer, list);
  918. list_del(element);
  919. spin_unlock_irqrestore(&rxq->lock, flags);
  920. rxb->page = page;
  921. /* Get physical address of RB/SKB */
  922. rxb->page_dma = pci_map_page(priv->pci_dev, page, 0,
  923. PAGE_SIZE << priv->hw_params.rx_page_order,
  924. PCI_DMA_FROMDEVICE);
  925. spin_lock_irqsave(&rxq->lock, flags);
  926. list_add_tail(&rxb->list, &rxq->rx_free);
  927. rxq->free_count++;
  928. priv->alloc_rxb_page++;
  929. spin_unlock_irqrestore(&rxq->lock, flags);
  930. }
  931. }
  932. void iwl3945_rx_queue_reset(struct iwl_priv *priv, struct iwl_rx_queue *rxq)
  933. {
  934. unsigned long flags;
  935. int i;
  936. spin_lock_irqsave(&rxq->lock, flags);
  937. INIT_LIST_HEAD(&rxq->rx_free);
  938. INIT_LIST_HEAD(&rxq->rx_used);
  939. /* Fill the rx_used queue with _all_ of the Rx buffers */
  940. for (i = 0; i < RX_FREE_BUFFERS + RX_QUEUE_SIZE; i++) {
  941. /* In the reset function, these buffers may have been allocated
  942. * to an SKB, so we need to unmap and free potential storage */
  943. if (rxq->pool[i].page != NULL) {
  944. pci_unmap_page(priv->pci_dev, rxq->pool[i].page_dma,
  945. PAGE_SIZE << priv->hw_params.rx_page_order,
  946. PCI_DMA_FROMDEVICE);
  947. __iwl_free_pages(priv, rxq->pool[i].page);
  948. rxq->pool[i].page = NULL;
  949. }
  950. list_add_tail(&rxq->pool[i].list, &rxq->rx_used);
  951. }
  952. /* Set us so that we have processed and used all buffers, but have
  953. * not restocked the Rx queue with fresh buffers */
  954. rxq->read = rxq->write = 0;
  955. rxq->write_actual = 0;
  956. rxq->free_count = 0;
  957. spin_unlock_irqrestore(&rxq->lock, flags);
  958. }
  959. void iwl3945_rx_replenish(void *data)
  960. {
  961. struct iwl_priv *priv = data;
  962. unsigned long flags;
  963. iwl3945_rx_allocate(priv, GFP_KERNEL);
  964. spin_lock_irqsave(&priv->lock, flags);
  965. iwl3945_rx_queue_restock(priv);
  966. spin_unlock_irqrestore(&priv->lock, flags);
  967. }
  968. static void iwl3945_rx_replenish_now(struct iwl_priv *priv)
  969. {
  970. iwl3945_rx_allocate(priv, GFP_ATOMIC);
  971. iwl3945_rx_queue_restock(priv);
  972. }
  973. /* Assumes that the skb field of the buffers in 'pool' is kept accurate.
  974. * If an SKB has been detached, the POOL needs to have its SKB set to NULL
  975. * This free routine walks the list of POOL entries and if SKB is set to
  976. * non NULL it is unmapped and freed
  977. */
  978. static void iwl3945_rx_queue_free(struct iwl_priv *priv, struct iwl_rx_queue *rxq)
  979. {
  980. int i;
  981. for (i = 0; i < RX_QUEUE_SIZE + RX_FREE_BUFFERS; i++) {
  982. if (rxq->pool[i].page != NULL) {
  983. pci_unmap_page(priv->pci_dev, rxq->pool[i].page_dma,
  984. PAGE_SIZE << priv->hw_params.rx_page_order,
  985. PCI_DMA_FROMDEVICE);
  986. __iwl_free_pages(priv, rxq->pool[i].page);
  987. rxq->pool[i].page = NULL;
  988. }
  989. }
  990. dma_free_coherent(&priv->pci_dev->dev, 4 * RX_QUEUE_SIZE, rxq->bd,
  991. rxq->bd_dma);
  992. dma_free_coherent(&priv->pci_dev->dev, sizeof(struct iwl_rb_status),
  993. rxq->rb_stts, rxq->rb_stts_dma);
  994. rxq->bd = NULL;
  995. rxq->rb_stts = NULL;
  996. }
  997. /* Convert linear signal-to-noise ratio into dB */
  998. static u8 ratio2dB[100] = {
  999. /* 0 1 2 3 4 5 6 7 8 9 */
  1000. 0, 0, 6, 10, 12, 14, 16, 17, 18, 19, /* 00 - 09 */
  1001. 20, 21, 22, 22, 23, 23, 24, 25, 26, 26, /* 10 - 19 */
  1002. 26, 26, 26, 27, 27, 28, 28, 28, 29, 29, /* 20 - 29 */
  1003. 29, 30, 30, 30, 31, 31, 31, 31, 32, 32, /* 30 - 39 */
  1004. 32, 32, 32, 33, 33, 33, 33, 33, 34, 34, /* 40 - 49 */
  1005. 34, 34, 34, 34, 35, 35, 35, 35, 35, 35, /* 50 - 59 */
  1006. 36, 36, 36, 36, 36, 36, 36, 37, 37, 37, /* 60 - 69 */
  1007. 37, 37, 37, 37, 37, 38, 38, 38, 38, 38, /* 70 - 79 */
  1008. 38, 38, 38, 38, 38, 39, 39, 39, 39, 39, /* 80 - 89 */
  1009. 39, 39, 39, 39, 39, 40, 40, 40, 40, 40 /* 90 - 99 */
  1010. };
  1011. /* Calculates a relative dB value from a ratio of linear
  1012. * (i.e. not dB) signal levels.
  1013. * Conversion assumes that levels are voltages (20*log), not powers (10*log). */
  1014. int iwl3945_calc_db_from_ratio(int sig_ratio)
  1015. {
  1016. /* 1000:1 or higher just report as 60 dB */
  1017. if (sig_ratio >= 1000)
  1018. return 60;
  1019. /* 100:1 or higher, divide by 10 and use table,
  1020. * add 20 dB to make up for divide by 10 */
  1021. if (sig_ratio >= 100)
  1022. return 20 + (int)ratio2dB[sig_ratio/10];
  1023. /* We shouldn't see this */
  1024. if (sig_ratio < 1)
  1025. return 0;
  1026. /* Use table for ratios 1:1 - 99:1 */
  1027. return (int)ratio2dB[sig_ratio];
  1028. }
  1029. /**
  1030. * iwl3945_rx_handle - Main entry function for receiving responses from uCode
  1031. *
  1032. * Uses the priv->rx_handlers callback function array to invoke
  1033. * the appropriate handlers, including command responses,
  1034. * frame-received notifications, and other notifications.
  1035. */
  1036. static void iwl3945_rx_handle(struct iwl_priv *priv)
  1037. {
  1038. struct iwl_rx_mem_buffer *rxb;
  1039. struct iwl_rx_packet *pkt;
  1040. struct iwl_rx_queue *rxq = &priv->rxq;
  1041. u32 r, i;
  1042. int reclaim;
  1043. unsigned long flags;
  1044. u8 fill_rx = 0;
  1045. u32 count = 8;
  1046. int total_empty = 0;
  1047. /* uCode's read index (stored in shared DRAM) indicates the last Rx
  1048. * buffer that the driver may process (last buffer filled by ucode). */
  1049. r = le16_to_cpu(rxq->rb_stts->closed_rb_num) & 0x0FFF;
  1050. i = rxq->read;
  1051. /* calculate total frames need to be restock after handling RX */
  1052. total_empty = r - rxq->write_actual;
  1053. if (total_empty < 0)
  1054. total_empty += RX_QUEUE_SIZE;
  1055. if (total_empty > (RX_QUEUE_SIZE / 2))
  1056. fill_rx = 1;
  1057. /* Rx interrupt, but nothing sent from uCode */
  1058. if (i == r)
  1059. IWL_DEBUG_RX(priv, "r = %d, i = %d\n", r, i);
  1060. while (i != r) {
  1061. int len;
  1062. rxb = rxq->queue[i];
  1063. /* If an RXB doesn't have a Rx queue slot associated with it,
  1064. * then a bug has been introduced in the queue refilling
  1065. * routines -- catch it here */
  1066. BUG_ON(rxb == NULL);
  1067. rxq->queue[i] = NULL;
  1068. pci_unmap_page(priv->pci_dev, rxb->page_dma,
  1069. PAGE_SIZE << priv->hw_params.rx_page_order,
  1070. PCI_DMA_FROMDEVICE);
  1071. pkt = rxb_addr(rxb);
  1072. len = le32_to_cpu(pkt->len_n_flags) & FH_RSCSR_FRAME_SIZE_MSK;
  1073. len += sizeof(u32); /* account for status word */
  1074. trace_iwlwifi_dev_rx(priv, pkt, len);
  1075. /* Reclaim a command buffer only if this packet is a response
  1076. * to a (driver-originated) command.
  1077. * If the packet (e.g. Rx frame) originated from uCode,
  1078. * there is no command buffer to reclaim.
  1079. * Ucode should set SEQ_RX_FRAME bit if ucode-originated,
  1080. * but apparently a few don't get set; catch them here. */
  1081. reclaim = !(pkt->hdr.sequence & SEQ_RX_FRAME) &&
  1082. (pkt->hdr.cmd != STATISTICS_NOTIFICATION) &&
  1083. (pkt->hdr.cmd != REPLY_TX);
  1084. /* Based on type of command response or notification,
  1085. * handle those that need handling via function in
  1086. * rx_handlers table. See iwl3945_setup_rx_handlers() */
  1087. if (priv->rx_handlers[pkt->hdr.cmd]) {
  1088. IWL_DEBUG_RX(priv, "r = %d, i = %d, %s, 0x%02x\n", r, i,
  1089. get_cmd_string(pkt->hdr.cmd), pkt->hdr.cmd);
  1090. priv->isr_stats.rx_handlers[pkt->hdr.cmd]++;
  1091. priv->rx_handlers[pkt->hdr.cmd] (priv, rxb);
  1092. } else {
  1093. /* No handling needed */
  1094. IWL_DEBUG_RX(priv,
  1095. "r %d i %d No handler needed for %s, 0x%02x\n",
  1096. r, i, get_cmd_string(pkt->hdr.cmd),
  1097. pkt->hdr.cmd);
  1098. }
  1099. /*
  1100. * XXX: After here, we should always check rxb->page
  1101. * against NULL before touching it or its virtual
  1102. * memory (pkt). Because some rx_handler might have
  1103. * already taken or freed the pages.
  1104. */
  1105. if (reclaim) {
  1106. /* Invoke any callbacks, transfer the buffer to caller,
  1107. * and fire off the (possibly) blocking iwl_send_cmd()
  1108. * as we reclaim the driver command queue */
  1109. if (rxb->page)
  1110. iwl_tx_cmd_complete(priv, rxb);
  1111. else
  1112. IWL_WARN(priv, "Claim null rxb?\n");
  1113. }
  1114. /* Reuse the page if possible. For notification packets and
  1115. * SKBs that fail to Rx correctly, add them back into the
  1116. * rx_free list for reuse later. */
  1117. spin_lock_irqsave(&rxq->lock, flags);
  1118. if (rxb->page != NULL) {
  1119. rxb->page_dma = pci_map_page(priv->pci_dev, rxb->page,
  1120. 0, PAGE_SIZE << priv->hw_params.rx_page_order,
  1121. PCI_DMA_FROMDEVICE);
  1122. list_add_tail(&rxb->list, &rxq->rx_free);
  1123. rxq->free_count++;
  1124. } else
  1125. list_add_tail(&rxb->list, &rxq->rx_used);
  1126. spin_unlock_irqrestore(&rxq->lock, flags);
  1127. i = (i + 1) & RX_QUEUE_MASK;
  1128. /* If there are a lot of unused frames,
  1129. * restock the Rx queue so ucode won't assert. */
  1130. if (fill_rx) {
  1131. count++;
  1132. if (count >= 8) {
  1133. rxq->read = i;
  1134. iwl3945_rx_replenish_now(priv);
  1135. count = 0;
  1136. }
  1137. }
  1138. }
  1139. /* Backtrack one entry */
  1140. rxq->read = i;
  1141. if (fill_rx)
  1142. iwl3945_rx_replenish_now(priv);
  1143. else
  1144. iwl3945_rx_queue_restock(priv);
  1145. }
  1146. /* call this function to flush any scheduled tasklet */
  1147. static inline void iwl_synchronize_irq(struct iwl_priv *priv)
  1148. {
  1149. /* wait to make sure we flush pending tasklet*/
  1150. synchronize_irq(priv->pci_dev->irq);
  1151. tasklet_kill(&priv->irq_tasklet);
  1152. }
  1153. static const char *desc_lookup(int i)
  1154. {
  1155. switch (i) {
  1156. case 1:
  1157. return "FAIL";
  1158. case 2:
  1159. return "BAD_PARAM";
  1160. case 3:
  1161. return "BAD_CHECKSUM";
  1162. case 4:
  1163. return "NMI_INTERRUPT";
  1164. case 5:
  1165. return "SYSASSERT";
  1166. case 6:
  1167. return "FATAL_ERROR";
  1168. }
  1169. return "UNKNOWN";
  1170. }
  1171. #define ERROR_START_OFFSET (1 * sizeof(u32))
  1172. #define ERROR_ELEM_SIZE (7 * sizeof(u32))
  1173. void iwl3945_dump_nic_error_log(struct iwl_priv *priv)
  1174. {
  1175. u32 i;
  1176. u32 desc, time, count, base, data1;
  1177. u32 blink1, blink2, ilink1, ilink2;
  1178. base = le32_to_cpu(priv->card_alive.error_event_table_ptr);
  1179. if (!iwl3945_hw_valid_rtc_data_addr(base)) {
  1180. IWL_ERR(priv, "Not valid error log pointer 0x%08X\n", base);
  1181. return;
  1182. }
  1183. count = iwl_read_targ_mem(priv, base);
  1184. if (ERROR_START_OFFSET <= count * ERROR_ELEM_SIZE) {
  1185. IWL_ERR(priv, "Start IWL Error Log Dump:\n");
  1186. IWL_ERR(priv, "Status: 0x%08lX, count: %d\n",
  1187. priv->status, count);
  1188. }
  1189. IWL_ERR(priv, "Desc Time asrtPC blink2 "
  1190. "ilink1 nmiPC Line\n");
  1191. for (i = ERROR_START_OFFSET;
  1192. i < (count * ERROR_ELEM_SIZE) + ERROR_START_OFFSET;
  1193. i += ERROR_ELEM_SIZE) {
  1194. desc = iwl_read_targ_mem(priv, base + i);
  1195. time =
  1196. iwl_read_targ_mem(priv, base + i + 1 * sizeof(u32));
  1197. blink1 =
  1198. iwl_read_targ_mem(priv, base + i + 2 * sizeof(u32));
  1199. blink2 =
  1200. iwl_read_targ_mem(priv, base + i + 3 * sizeof(u32));
  1201. ilink1 =
  1202. iwl_read_targ_mem(priv, base + i + 4 * sizeof(u32));
  1203. ilink2 =
  1204. iwl_read_targ_mem(priv, base + i + 5 * sizeof(u32));
  1205. data1 =
  1206. iwl_read_targ_mem(priv, base + i + 6 * sizeof(u32));
  1207. IWL_ERR(priv,
  1208. "%-13s (0x%X) %010u 0x%05X 0x%05X 0x%05X 0x%05X %u\n\n",
  1209. desc_lookup(desc), desc, time, blink1, blink2,
  1210. ilink1, ilink2, data1);
  1211. trace_iwlwifi_dev_ucode_error(priv, desc, time, data1, 0,
  1212. 0, blink1, blink2, ilink1, ilink2);
  1213. }
  1214. }
  1215. #define EVENT_START_OFFSET (6 * sizeof(u32))
  1216. /**
  1217. * iwl3945_print_event_log - Dump error event log to syslog
  1218. *
  1219. */
  1220. static int iwl3945_print_event_log(struct iwl_priv *priv, u32 start_idx,
  1221. u32 num_events, u32 mode,
  1222. int pos, char **buf, size_t bufsz)
  1223. {
  1224. u32 i;
  1225. u32 base; /* SRAM byte address of event log header */
  1226. u32 event_size; /* 2 u32s, or 3 u32s if timestamp recorded */
  1227. u32 ptr; /* SRAM byte address of log data */
  1228. u32 ev, time, data; /* event log data */
  1229. unsigned long reg_flags;
  1230. if (num_events == 0)
  1231. return pos;
  1232. base = le32_to_cpu(priv->card_alive.log_event_table_ptr);
  1233. if (mode == 0)
  1234. event_size = 2 * sizeof(u32);
  1235. else
  1236. event_size = 3 * sizeof(u32);
  1237. ptr = base + EVENT_START_OFFSET + (start_idx * event_size);
  1238. /* Make sure device is powered up for SRAM reads */
  1239. spin_lock_irqsave(&priv->reg_lock, reg_flags);
  1240. iwl_grab_nic_access(priv);
  1241. /* Set starting address; reads will auto-increment */
  1242. _iwl_write_direct32(priv, HBUS_TARG_MEM_RADDR, ptr);
  1243. rmb();
  1244. /* "time" is actually "data" for mode 0 (no timestamp).
  1245. * place event id # at far right for easier visual parsing. */
  1246. for (i = 0; i < num_events; i++) {
  1247. ev = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  1248. time = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  1249. if (mode == 0) {
  1250. /* data, ev */
  1251. if (bufsz) {
  1252. pos += scnprintf(*buf + pos, bufsz - pos,
  1253. "0x%08x:%04u\n",
  1254. time, ev);
  1255. } else {
  1256. IWL_ERR(priv, "0x%08x\t%04u\n", time, ev);
  1257. trace_iwlwifi_dev_ucode_event(priv, 0,
  1258. time, ev);
  1259. }
  1260. } else {
  1261. data = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  1262. if (bufsz) {
  1263. pos += scnprintf(*buf + pos, bufsz - pos,
  1264. "%010u:0x%08x:%04u\n",
  1265. time, data, ev);
  1266. } else {
  1267. IWL_ERR(priv, "%010u\t0x%08x\t%04u\n",
  1268. time, data, ev);
  1269. trace_iwlwifi_dev_ucode_event(priv, time,
  1270. data, ev);
  1271. }
  1272. }
  1273. }
  1274. /* Allow device to power down */
  1275. iwl_release_nic_access(priv);
  1276. spin_unlock_irqrestore(&priv->reg_lock, reg_flags);
  1277. return pos;
  1278. }
  1279. /**
  1280. * iwl3945_print_last_event_logs - Dump the newest # of event log to syslog
  1281. */
  1282. static int iwl3945_print_last_event_logs(struct iwl_priv *priv, u32 capacity,
  1283. u32 num_wraps, u32 next_entry,
  1284. u32 size, u32 mode,
  1285. int pos, char **buf, size_t bufsz)
  1286. {
  1287. /*
  1288. * display the newest DEFAULT_LOG_ENTRIES entries
  1289. * i.e the entries just before the next ont that uCode would fill.
  1290. */
  1291. if (num_wraps) {
  1292. if (next_entry < size) {
  1293. pos = iwl3945_print_event_log(priv,
  1294. capacity - (size - next_entry),
  1295. size - next_entry, mode,
  1296. pos, buf, bufsz);
  1297. pos = iwl3945_print_event_log(priv, 0,
  1298. next_entry, mode,
  1299. pos, buf, bufsz);
  1300. } else
  1301. pos = iwl3945_print_event_log(priv, next_entry - size,
  1302. size, mode,
  1303. pos, buf, bufsz);
  1304. } else {
  1305. if (next_entry < size)
  1306. pos = iwl3945_print_event_log(priv, 0,
  1307. next_entry, mode,
  1308. pos, buf, bufsz);
  1309. else
  1310. pos = iwl3945_print_event_log(priv, next_entry - size,
  1311. size, mode,
  1312. pos, buf, bufsz);
  1313. }
  1314. return pos;
  1315. }
  1316. #define DEFAULT_IWL3945_DUMP_EVENT_LOG_ENTRIES (20)
  1317. int iwl3945_dump_nic_event_log(struct iwl_priv *priv, bool full_log,
  1318. char **buf, bool display)
  1319. {
  1320. u32 base; /* SRAM byte address of event log header */
  1321. u32 capacity; /* event log capacity in # entries */
  1322. u32 mode; /* 0 - no timestamp, 1 - timestamp recorded */
  1323. u32 num_wraps; /* # times uCode wrapped to top of log */
  1324. u32 next_entry; /* index of next entry to be written by uCode */
  1325. u32 size; /* # entries that we'll print */
  1326. int pos = 0;
  1327. size_t bufsz = 0;
  1328. base = le32_to_cpu(priv->card_alive.log_event_table_ptr);
  1329. if (!iwl3945_hw_valid_rtc_data_addr(base)) {
  1330. IWL_ERR(priv, "Invalid event log pointer 0x%08X\n", base);
  1331. return -EINVAL;
  1332. }
  1333. /* event log header */
  1334. capacity = iwl_read_targ_mem(priv, base);
  1335. mode = iwl_read_targ_mem(priv, base + (1 * sizeof(u32)));
  1336. num_wraps = iwl_read_targ_mem(priv, base + (2 * sizeof(u32)));
  1337. next_entry = iwl_read_targ_mem(priv, base + (3 * sizeof(u32)));
  1338. if (capacity > priv->cfg->base_params->max_event_log_size) {
  1339. IWL_ERR(priv, "Log capacity %d is bogus, limit to %d entries\n",
  1340. capacity, priv->cfg->base_params->max_event_log_size);
  1341. capacity = priv->cfg->base_params->max_event_log_size;
  1342. }
  1343. if (next_entry > priv->cfg->base_params->max_event_log_size) {
  1344. IWL_ERR(priv, "Log write index %d is bogus, limit to %d\n",
  1345. next_entry, priv->cfg->base_params->max_event_log_size);
  1346. next_entry = priv->cfg->base_params->max_event_log_size;
  1347. }
  1348. size = num_wraps ? capacity : next_entry;
  1349. /* bail out if nothing in log */
  1350. if (size == 0) {
  1351. IWL_ERR(priv, "Start IWL Event Log Dump: nothing in log\n");
  1352. return pos;
  1353. }
  1354. #ifdef CONFIG_IWLWIFI_DEBUG
  1355. if (!(iwl_get_debug_level(priv) & IWL_DL_FW_ERRORS) && !full_log)
  1356. size = (size > DEFAULT_IWL3945_DUMP_EVENT_LOG_ENTRIES)
  1357. ? DEFAULT_IWL3945_DUMP_EVENT_LOG_ENTRIES : size;
  1358. #else
  1359. size = (size > DEFAULT_IWL3945_DUMP_EVENT_LOG_ENTRIES)
  1360. ? DEFAULT_IWL3945_DUMP_EVENT_LOG_ENTRIES : size;
  1361. #endif
  1362. IWL_ERR(priv, "Start IWL Event Log Dump: display last %d count\n",
  1363. size);
  1364. #ifdef CONFIG_IWLWIFI_DEBUG
  1365. if (display) {
  1366. if (full_log)
  1367. bufsz = capacity * 48;
  1368. else
  1369. bufsz = size * 48;
  1370. *buf = kmalloc(bufsz, GFP_KERNEL);
  1371. if (!*buf)
  1372. return -ENOMEM;
  1373. }
  1374. if ((iwl_get_debug_level(priv) & IWL_DL_FW_ERRORS) || full_log) {
  1375. /* if uCode has wrapped back to top of log,
  1376. * start at the oldest entry,
  1377. * i.e the next one that uCode would fill.
  1378. */
  1379. if (num_wraps)
  1380. pos = iwl3945_print_event_log(priv, next_entry,
  1381. capacity - next_entry, mode,
  1382. pos, buf, bufsz);
  1383. /* (then/else) start at top of log */
  1384. pos = iwl3945_print_event_log(priv, 0, next_entry, mode,
  1385. pos, buf, bufsz);
  1386. } else
  1387. pos = iwl3945_print_last_event_logs(priv, capacity, num_wraps,
  1388. next_entry, size, mode,
  1389. pos, buf, bufsz);
  1390. #else
  1391. pos = iwl3945_print_last_event_logs(priv, capacity, num_wraps,
  1392. next_entry, size, mode,
  1393. pos, buf, bufsz);
  1394. #endif
  1395. return pos;
  1396. }
  1397. static void iwl3945_irq_tasklet(struct iwl_priv *priv)
  1398. {
  1399. u32 inta, handled = 0;
  1400. u32 inta_fh;
  1401. unsigned long flags;
  1402. #ifdef CONFIG_IWLWIFI_DEBUG
  1403. u32 inta_mask;
  1404. #endif
  1405. spin_lock_irqsave(&priv->lock, flags);
  1406. /* Ack/clear/reset pending uCode interrupts.
  1407. * Note: Some bits in CSR_INT are "OR" of bits in CSR_FH_INT_STATUS,
  1408. * and will clear only when CSR_FH_INT_STATUS gets cleared. */
  1409. inta = iwl_read32(priv, CSR_INT);
  1410. iwl_write32(priv, CSR_INT, inta);
  1411. /* Ack/clear/reset pending flow-handler (DMA) interrupts.
  1412. * Any new interrupts that happen after this, either while we're
  1413. * in this tasklet, or later, will show up in next ISR/tasklet. */
  1414. inta_fh = iwl_read32(priv, CSR_FH_INT_STATUS);
  1415. iwl_write32(priv, CSR_FH_INT_STATUS, inta_fh);
  1416. #ifdef CONFIG_IWLWIFI_DEBUG
  1417. if (iwl_get_debug_level(priv) & IWL_DL_ISR) {
  1418. /* just for debug */
  1419. inta_mask = iwl_read32(priv, CSR_INT_MASK);
  1420. IWL_DEBUG_ISR(priv, "inta 0x%08x, enabled 0x%08x, fh 0x%08x\n",
  1421. inta, inta_mask, inta_fh);
  1422. }
  1423. #endif
  1424. spin_unlock_irqrestore(&priv->lock, flags);
  1425. /* Since CSR_INT and CSR_FH_INT_STATUS reads and clears are not
  1426. * atomic, make sure that inta covers all the interrupts that
  1427. * we've discovered, even if FH interrupt came in just after
  1428. * reading CSR_INT. */
  1429. if (inta_fh & CSR39_FH_INT_RX_MASK)
  1430. inta |= CSR_INT_BIT_FH_RX;
  1431. if (inta_fh & CSR39_FH_INT_TX_MASK)
  1432. inta |= CSR_INT_BIT_FH_TX;
  1433. /* Now service all interrupt bits discovered above. */
  1434. if (inta & CSR_INT_BIT_HW_ERR) {
  1435. IWL_ERR(priv, "Hardware error detected. Restarting.\n");
  1436. /* Tell the device to stop sending interrupts */
  1437. iwl_disable_interrupts(priv);
  1438. priv->isr_stats.hw++;
  1439. iwl_irq_handle_error(priv);
  1440. handled |= CSR_INT_BIT_HW_ERR;
  1441. return;
  1442. }
  1443. #ifdef CONFIG_IWLWIFI_DEBUG
  1444. if (iwl_get_debug_level(priv) & (IWL_DL_ISR)) {
  1445. /* NIC fires this, but we don't use it, redundant with WAKEUP */
  1446. if (inta & CSR_INT_BIT_SCD) {
  1447. IWL_DEBUG_ISR(priv, "Scheduler finished to transmit "
  1448. "the frame/frames.\n");
  1449. priv->isr_stats.sch++;
  1450. }
  1451. /* Alive notification via Rx interrupt will do the real work */
  1452. if (inta & CSR_INT_BIT_ALIVE) {
  1453. IWL_DEBUG_ISR(priv, "Alive interrupt\n");
  1454. priv->isr_stats.alive++;
  1455. }
  1456. }
  1457. #endif
  1458. /* Safely ignore these bits for debug checks below */
  1459. inta &= ~(CSR_INT_BIT_SCD | CSR_INT_BIT_ALIVE);
  1460. /* Error detected by uCode */
  1461. if (inta & CSR_INT_BIT_SW_ERR) {
  1462. IWL_ERR(priv, "Microcode SW error detected. "
  1463. "Restarting 0x%X.\n", inta);
  1464. priv->isr_stats.sw++;
  1465. iwl_irq_handle_error(priv);
  1466. handled |= CSR_INT_BIT_SW_ERR;
  1467. }
  1468. /* uCode wakes up after power-down sleep */
  1469. if (inta & CSR_INT_BIT_WAKEUP) {
  1470. IWL_DEBUG_ISR(priv, "Wakeup interrupt\n");
  1471. iwl_rx_queue_update_write_ptr(priv, &priv->rxq);
  1472. iwl_txq_update_write_ptr(priv, &priv->txq[0]);
  1473. iwl_txq_update_write_ptr(priv, &priv->txq[1]);
  1474. iwl_txq_update_write_ptr(priv, &priv->txq[2]);
  1475. iwl_txq_update_write_ptr(priv, &priv->txq[3]);
  1476. iwl_txq_update_write_ptr(priv, &priv->txq[4]);
  1477. iwl_txq_update_write_ptr(priv, &priv->txq[5]);
  1478. priv->isr_stats.wakeup++;
  1479. handled |= CSR_INT_BIT_WAKEUP;
  1480. }
  1481. /* All uCode command responses, including Tx command responses,
  1482. * Rx "responses" (frame-received notification), and other
  1483. * notifications from uCode come through here*/
  1484. if (inta & (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX)) {
  1485. iwl3945_rx_handle(priv);
  1486. priv->isr_stats.rx++;
  1487. handled |= (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX);
  1488. }
  1489. if (inta & CSR_INT_BIT_FH_TX) {
  1490. IWL_DEBUG_ISR(priv, "Tx interrupt\n");
  1491. priv->isr_stats.tx++;
  1492. iwl_write32(priv, CSR_FH_INT_STATUS, (1 << 6));
  1493. iwl_write_direct32(priv, FH39_TCSR_CREDIT
  1494. (FH39_SRVC_CHNL), 0x0);
  1495. handled |= CSR_INT_BIT_FH_TX;
  1496. }
  1497. if (inta & ~handled) {
  1498. IWL_ERR(priv, "Unhandled INTA bits 0x%08x\n", inta & ~handled);
  1499. priv->isr_stats.unhandled++;
  1500. }
  1501. if (inta & ~priv->inta_mask) {
  1502. IWL_WARN(priv, "Disabled INTA bits 0x%08x were pending\n",
  1503. inta & ~priv->inta_mask);
  1504. IWL_WARN(priv, " with FH_INT = 0x%08x\n", inta_fh);
  1505. }
  1506. /* Re-enable all interrupts */
  1507. /* only Re-enable if disabled by irq */
  1508. if (test_bit(STATUS_INT_ENABLED, &priv->status))
  1509. iwl_enable_interrupts(priv);
  1510. #ifdef CONFIG_IWLWIFI_DEBUG
  1511. if (iwl_get_debug_level(priv) & (IWL_DL_ISR)) {
  1512. inta = iwl_read32(priv, CSR_INT);
  1513. inta_mask = iwl_read32(priv, CSR_INT_MASK);
  1514. inta_fh = iwl_read32(priv, CSR_FH_INT_STATUS);
  1515. IWL_DEBUG_ISR(priv, "End inta 0x%08x, enabled 0x%08x, fh 0x%08x, "
  1516. "flags 0x%08lx\n", inta, inta_mask, inta_fh, flags);
  1517. }
  1518. #endif
  1519. }
  1520. static int iwl3945_get_single_channel_for_scan(struct iwl_priv *priv,
  1521. struct ieee80211_vif *vif,
  1522. enum ieee80211_band band,
  1523. struct iwl3945_scan_channel *scan_ch)
  1524. {
  1525. const struct ieee80211_supported_band *sband;
  1526. u16 passive_dwell = 0;
  1527. u16 active_dwell = 0;
  1528. int added = 0;
  1529. u8 channel = 0;
  1530. sband = iwl_get_hw_mode(priv, band);
  1531. if (!sband) {
  1532. IWL_ERR(priv, "invalid band\n");
  1533. return added;
  1534. }
  1535. active_dwell = iwl_get_active_dwell_time(priv, band, 0);
  1536. passive_dwell = iwl_get_passive_dwell_time(priv, band, vif);
  1537. if (passive_dwell <= active_dwell)
  1538. passive_dwell = active_dwell + 1;
  1539. channel = iwl_get_single_channel_number(priv, band);
  1540. if (channel) {
  1541. scan_ch->channel = channel;
  1542. scan_ch->type = 0; /* passive */
  1543. scan_ch->active_dwell = cpu_to_le16(active_dwell);
  1544. scan_ch->passive_dwell = cpu_to_le16(passive_dwell);
  1545. /* Set txpower levels to defaults */
  1546. scan_ch->tpc.dsp_atten = 110;
  1547. if (band == IEEE80211_BAND_5GHZ)
  1548. scan_ch->tpc.tx_gain = ((1 << 5) | (3 << 3)) | 3;
  1549. else
  1550. scan_ch->tpc.tx_gain = ((1 << 5) | (5 << 3));
  1551. added++;
  1552. } else
  1553. IWL_ERR(priv, "no valid channel found\n");
  1554. return added;
  1555. }
  1556. static int iwl3945_get_channels_for_scan(struct iwl_priv *priv,
  1557. enum ieee80211_band band,
  1558. u8 is_active, u8 n_probes,
  1559. struct iwl3945_scan_channel *scan_ch,
  1560. struct ieee80211_vif *vif)
  1561. {
  1562. struct ieee80211_channel *chan;
  1563. const struct ieee80211_supported_band *sband;
  1564. const struct iwl_channel_info *ch_info;
  1565. u16 passive_dwell = 0;
  1566. u16 active_dwell = 0;
  1567. int added, i;
  1568. sband = iwl_get_hw_mode(priv, band);
  1569. if (!sband)
  1570. return 0;
  1571. active_dwell = iwl_get_active_dwell_time(priv, band, n_probes);
  1572. passive_dwell = iwl_get_passive_dwell_time(priv, band, vif);
  1573. if (passive_dwell <= active_dwell)
  1574. passive_dwell = active_dwell + 1;
  1575. for (i = 0, added = 0; i < priv->scan_request->n_channels; i++) {
  1576. chan = priv->scan_request->channels[i];
  1577. if (chan->band != band)
  1578. continue;
  1579. scan_ch->channel = chan->hw_value;
  1580. ch_info = iwl_get_channel_info(priv, band, scan_ch->channel);
  1581. if (!is_channel_valid(ch_info)) {
  1582. IWL_DEBUG_SCAN(priv, "Channel %d is INVALID for this band.\n",
  1583. scan_ch->channel);
  1584. continue;
  1585. }
  1586. scan_ch->active_dwell = cpu_to_le16(active_dwell);
  1587. scan_ch->passive_dwell = cpu_to_le16(passive_dwell);
  1588. /* If passive , set up for auto-switch
  1589. * and use long active_dwell time.
  1590. */
  1591. if (!is_active || is_channel_passive(ch_info) ||
  1592. (chan->flags & IEEE80211_CHAN_PASSIVE_SCAN)) {
  1593. scan_ch->type = 0; /* passive */
  1594. if (IWL_UCODE_API(priv->ucode_ver) == 1)
  1595. scan_ch->active_dwell = cpu_to_le16(passive_dwell - 1);
  1596. } else {
  1597. scan_ch->type = 1; /* active */
  1598. }
  1599. /* Set direct probe bits. These may be used both for active
  1600. * scan channels (probes gets sent right away),
  1601. * or for passive channels (probes get se sent only after
  1602. * hearing clear Rx packet).*/
  1603. if (IWL_UCODE_API(priv->ucode_ver) >= 2) {
  1604. if (n_probes)
  1605. scan_ch->type |= IWL39_SCAN_PROBE_MASK(n_probes);
  1606. } else {
  1607. /* uCode v1 does not allow setting direct probe bits on
  1608. * passive channel. */
  1609. if ((scan_ch->type & 1) && n_probes)
  1610. scan_ch->type |= IWL39_SCAN_PROBE_MASK(n_probes);
  1611. }
  1612. /* Set txpower levels to defaults */
  1613. scan_ch->tpc.dsp_atten = 110;
  1614. /* scan_pwr_info->tpc.dsp_atten; */
  1615. /*scan_pwr_info->tpc.tx_gain; */
  1616. if (band == IEEE80211_BAND_5GHZ)
  1617. scan_ch->tpc.tx_gain = ((1 << 5) | (3 << 3)) | 3;
  1618. else {
  1619. scan_ch->tpc.tx_gain = ((1 << 5) | (5 << 3));
  1620. /* NOTE: if we were doing 6Mb OFDM for scans we'd use
  1621. * power level:
  1622. * scan_ch->tpc.tx_gain = ((1 << 5) | (2 << 3)) | 3;
  1623. */
  1624. }
  1625. IWL_DEBUG_SCAN(priv, "Scanning %d [%s %d]\n",
  1626. scan_ch->channel,
  1627. (scan_ch->type & 1) ? "ACTIVE" : "PASSIVE",
  1628. (scan_ch->type & 1) ?
  1629. active_dwell : passive_dwell);
  1630. scan_ch++;
  1631. added++;
  1632. }
  1633. IWL_DEBUG_SCAN(priv, "total channels to scan %d\n", added);
  1634. return added;
  1635. }
  1636. static void iwl3945_init_hw_rates(struct iwl_priv *priv,
  1637. struct ieee80211_rate *rates)
  1638. {
  1639. int i;
  1640. for (i = 0; i < IWL_RATE_COUNT_LEGACY; i++) {
  1641. rates[i].bitrate = iwl3945_rates[i].ieee * 5;
  1642. rates[i].hw_value = i; /* Rate scaling will work on indexes */
  1643. rates[i].hw_value_short = i;
  1644. rates[i].flags = 0;
  1645. if ((i > IWL39_LAST_OFDM_RATE) || (i < IWL_FIRST_OFDM_RATE)) {
  1646. /*
  1647. * If CCK != 1M then set short preamble rate flag.
  1648. */
  1649. rates[i].flags |= (iwl3945_rates[i].plcp == 10) ?
  1650. 0 : IEEE80211_RATE_SHORT_PREAMBLE;
  1651. }
  1652. }
  1653. }
  1654. /******************************************************************************
  1655. *
  1656. * uCode download functions
  1657. *
  1658. ******************************************************************************/
  1659. static void iwl3945_dealloc_ucode_pci(struct iwl_priv *priv)
  1660. {
  1661. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_code);
  1662. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_data);
  1663. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_data_backup);
  1664. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_init);
  1665. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_init_data);
  1666. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_boot);
  1667. }
  1668. /**
  1669. * iwl3945_verify_inst_full - verify runtime uCode image in card vs. host,
  1670. * looking at all data.
  1671. */
  1672. static int iwl3945_verify_inst_full(struct iwl_priv *priv, __le32 *image, u32 len)
  1673. {
  1674. u32 val;
  1675. u32 save_len = len;
  1676. int rc = 0;
  1677. u32 errcnt;
  1678. IWL_DEBUG_INFO(priv, "ucode inst image size is %u\n", len);
  1679. iwl_write_direct32(priv, HBUS_TARG_MEM_RADDR,
  1680. IWL39_RTC_INST_LOWER_BOUND);
  1681. errcnt = 0;
  1682. for (; len > 0; len -= sizeof(u32), image++) {
  1683. /* read data comes through single port, auto-incr addr */
  1684. /* NOTE: Use the debugless read so we don't flood kernel log
  1685. * if IWL_DL_IO is set */
  1686. val = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  1687. if (val != le32_to_cpu(*image)) {
  1688. IWL_ERR(priv, "uCode INST section is invalid at "
  1689. "offset 0x%x, is 0x%x, s/b 0x%x\n",
  1690. save_len - len, val, le32_to_cpu(*image));
  1691. rc = -EIO;
  1692. errcnt++;
  1693. if (errcnt >= 20)
  1694. break;
  1695. }
  1696. }
  1697. if (!errcnt)
  1698. IWL_DEBUG_INFO(priv,
  1699. "ucode image in INSTRUCTION memory is good\n");
  1700. return rc;
  1701. }
  1702. /**
  1703. * iwl3945_verify_inst_sparse - verify runtime uCode image in card vs. host,
  1704. * using sample data 100 bytes apart. If these sample points are good,
  1705. * it's a pretty good bet that everything between them is good, too.
  1706. */
  1707. static int iwl3945_verify_inst_sparse(struct iwl_priv *priv, __le32 *image, u32 len)
  1708. {
  1709. u32 val;
  1710. int rc = 0;
  1711. u32 errcnt = 0;
  1712. u32 i;
  1713. IWL_DEBUG_INFO(priv, "ucode inst image size is %u\n", len);
  1714. for (i = 0; i < len; i += 100, image += 100/sizeof(u32)) {
  1715. /* read data comes through single port, auto-incr addr */
  1716. /* NOTE: Use the debugless read so we don't flood kernel log
  1717. * if IWL_DL_IO is set */
  1718. iwl_write_direct32(priv, HBUS_TARG_MEM_RADDR,
  1719. i + IWL39_RTC_INST_LOWER_BOUND);
  1720. val = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  1721. if (val != le32_to_cpu(*image)) {
  1722. #if 0 /* Enable this if you want to see details */
  1723. IWL_ERR(priv, "uCode INST section is invalid at "
  1724. "offset 0x%x, is 0x%x, s/b 0x%x\n",
  1725. i, val, *image);
  1726. #endif
  1727. rc = -EIO;
  1728. errcnt++;
  1729. if (errcnt >= 3)
  1730. break;
  1731. }
  1732. }
  1733. return rc;
  1734. }
  1735. /**
  1736. * iwl3945_verify_ucode - determine which instruction image is in SRAM,
  1737. * and verify its contents
  1738. */
  1739. static int iwl3945_verify_ucode(struct iwl_priv *priv)
  1740. {
  1741. __le32 *image;
  1742. u32 len;
  1743. int rc = 0;
  1744. /* Try bootstrap */
  1745. image = (__le32 *)priv->ucode_boot.v_addr;
  1746. len = priv->ucode_boot.len;
  1747. rc = iwl3945_verify_inst_sparse(priv, image, len);
  1748. if (rc == 0) {
  1749. IWL_DEBUG_INFO(priv, "Bootstrap uCode is good in inst SRAM\n");
  1750. return 0;
  1751. }
  1752. /* Try initialize */
  1753. image = (__le32 *)priv->ucode_init.v_addr;
  1754. len = priv->ucode_init.len;
  1755. rc = iwl3945_verify_inst_sparse(priv, image, len);
  1756. if (rc == 0) {
  1757. IWL_DEBUG_INFO(priv, "Initialize uCode is good in inst SRAM\n");
  1758. return 0;
  1759. }
  1760. /* Try runtime/protocol */
  1761. image = (__le32 *)priv->ucode_code.v_addr;
  1762. len = priv->ucode_code.len;
  1763. rc = iwl3945_verify_inst_sparse(priv, image, len);
  1764. if (rc == 0) {
  1765. IWL_DEBUG_INFO(priv, "Runtime uCode is good in inst SRAM\n");
  1766. return 0;
  1767. }
  1768. IWL_ERR(priv, "NO VALID UCODE IMAGE IN INSTRUCTION SRAM!!\n");
  1769. /* Since nothing seems to match, show first several data entries in
  1770. * instruction SRAM, so maybe visual inspection will give a clue.
  1771. * Selection of bootstrap image (vs. other images) is arbitrary. */
  1772. image = (__le32 *)priv->ucode_boot.v_addr;
  1773. len = priv->ucode_boot.len;
  1774. rc = iwl3945_verify_inst_full(priv, image, len);
  1775. return rc;
  1776. }
  1777. static void iwl3945_nic_start(struct iwl_priv *priv)
  1778. {
  1779. /* Remove all resets to allow NIC to operate */
  1780. iwl_write32(priv, CSR_RESET, 0);
  1781. }
  1782. #define IWL3945_UCODE_GET(item) \
  1783. static u32 iwl3945_ucode_get_##item(const struct iwl_ucode_header *ucode)\
  1784. { \
  1785. return le32_to_cpu(ucode->u.v1.item); \
  1786. }
  1787. static u32 iwl3945_ucode_get_header_size(u32 api_ver)
  1788. {
  1789. return 24;
  1790. }
  1791. static u8 *iwl3945_ucode_get_data(const struct iwl_ucode_header *ucode)
  1792. {
  1793. return (u8 *) ucode->u.v1.data;
  1794. }
  1795. IWL3945_UCODE_GET(inst_size);
  1796. IWL3945_UCODE_GET(data_size);
  1797. IWL3945_UCODE_GET(init_size);
  1798. IWL3945_UCODE_GET(init_data_size);
  1799. IWL3945_UCODE_GET(boot_size);
  1800. /**
  1801. * iwl3945_read_ucode - Read uCode images from disk file.
  1802. *
  1803. * Copy into buffers for card to fetch via bus-mastering
  1804. */
  1805. static int iwl3945_read_ucode(struct iwl_priv *priv)
  1806. {
  1807. const struct iwl_ucode_header *ucode;
  1808. int ret = -EINVAL, index;
  1809. const struct firmware *ucode_raw;
  1810. /* firmware file name contains uCode/driver compatibility version */
  1811. const char *name_pre = priv->cfg->fw_name_pre;
  1812. const unsigned int api_max = priv->cfg->ucode_api_max;
  1813. const unsigned int api_min = priv->cfg->ucode_api_min;
  1814. char buf[25];
  1815. u8 *src;
  1816. size_t len;
  1817. u32 api_ver, inst_size, data_size, init_size, init_data_size, boot_size;
  1818. /* Ask kernel firmware_class module to get the boot firmware off disk.
  1819. * request_firmware() is synchronous, file is in memory on return. */
  1820. for (index = api_max; index >= api_min; index--) {
  1821. sprintf(buf, "%s%u%s", name_pre, index, ".ucode");
  1822. ret = request_firmware(&ucode_raw, buf, &priv->pci_dev->dev);
  1823. if (ret < 0) {
  1824. IWL_ERR(priv, "%s firmware file req failed: %d\n",
  1825. buf, ret);
  1826. if (ret == -ENOENT)
  1827. continue;
  1828. else
  1829. goto error;
  1830. } else {
  1831. if (index < api_max)
  1832. IWL_ERR(priv, "Loaded firmware %s, "
  1833. "which is deprecated. "
  1834. " Please use API v%u instead.\n",
  1835. buf, api_max);
  1836. IWL_DEBUG_INFO(priv, "Got firmware '%s' file "
  1837. "(%zd bytes) from disk\n",
  1838. buf, ucode_raw->size);
  1839. break;
  1840. }
  1841. }
  1842. if (ret < 0)
  1843. goto error;
  1844. /* Make sure that we got at least our header! */
  1845. if (ucode_raw->size < iwl3945_ucode_get_header_size(1)) {
  1846. IWL_ERR(priv, "File size way too small!\n");
  1847. ret = -EINVAL;
  1848. goto err_release;
  1849. }
  1850. /* Data from ucode file: header followed by uCode images */
  1851. ucode = (struct iwl_ucode_header *)ucode_raw->data;
  1852. priv->ucode_ver = le32_to_cpu(ucode->ver);
  1853. api_ver = IWL_UCODE_API(priv->ucode_ver);
  1854. inst_size = iwl3945_ucode_get_inst_size(ucode);
  1855. data_size = iwl3945_ucode_get_data_size(ucode);
  1856. init_size = iwl3945_ucode_get_init_size(ucode);
  1857. init_data_size = iwl3945_ucode_get_init_data_size(ucode);
  1858. boot_size = iwl3945_ucode_get_boot_size(ucode);
  1859. src = iwl3945_ucode_get_data(ucode);
  1860. /* api_ver should match the api version forming part of the
  1861. * firmware filename ... but we don't check for that and only rely
  1862. * on the API version read from firmware header from here on forward */
  1863. if (api_ver < api_min || api_ver > api_max) {
  1864. IWL_ERR(priv, "Driver unable to support your firmware API. "
  1865. "Driver supports v%u, firmware is v%u.\n",
  1866. api_max, api_ver);
  1867. priv->ucode_ver = 0;
  1868. ret = -EINVAL;
  1869. goto err_release;
  1870. }
  1871. if (api_ver != api_max)
  1872. IWL_ERR(priv, "Firmware has old API version. Expected %u, "
  1873. "got %u. New firmware can be obtained "
  1874. "from http://www.intellinuxwireless.org.\n",
  1875. api_max, api_ver);
  1876. IWL_INFO(priv, "loaded firmware version %u.%u.%u.%u\n",
  1877. IWL_UCODE_MAJOR(priv->ucode_ver),
  1878. IWL_UCODE_MINOR(priv->ucode_ver),
  1879. IWL_UCODE_API(priv->ucode_ver),
  1880. IWL_UCODE_SERIAL(priv->ucode_ver));
  1881. snprintf(priv->hw->wiphy->fw_version,
  1882. sizeof(priv->hw->wiphy->fw_version),
  1883. "%u.%u.%u.%u",
  1884. IWL_UCODE_MAJOR(priv->ucode_ver),
  1885. IWL_UCODE_MINOR(priv->ucode_ver),
  1886. IWL_UCODE_API(priv->ucode_ver),
  1887. IWL_UCODE_SERIAL(priv->ucode_ver));
  1888. IWL_DEBUG_INFO(priv, "f/w package hdr ucode version raw = 0x%x\n",
  1889. priv->ucode_ver);
  1890. IWL_DEBUG_INFO(priv, "f/w package hdr runtime inst size = %u\n",
  1891. inst_size);
  1892. IWL_DEBUG_INFO(priv, "f/w package hdr runtime data size = %u\n",
  1893. data_size);
  1894. IWL_DEBUG_INFO(priv, "f/w package hdr init inst size = %u\n",
  1895. init_size);
  1896. IWL_DEBUG_INFO(priv, "f/w package hdr init data size = %u\n",
  1897. init_data_size);
  1898. IWL_DEBUG_INFO(priv, "f/w package hdr boot inst size = %u\n",
  1899. boot_size);
  1900. /* Verify size of file vs. image size info in file's header */
  1901. if (ucode_raw->size != iwl3945_ucode_get_header_size(api_ver) +
  1902. inst_size + data_size + init_size +
  1903. init_data_size + boot_size) {
  1904. IWL_DEBUG_INFO(priv,
  1905. "uCode file size %zd does not match expected size\n",
  1906. ucode_raw->size);
  1907. ret = -EINVAL;
  1908. goto err_release;
  1909. }
  1910. /* Verify that uCode images will fit in card's SRAM */
  1911. if (inst_size > IWL39_MAX_INST_SIZE) {
  1912. IWL_DEBUG_INFO(priv, "uCode instr len %d too large to fit in\n",
  1913. inst_size);
  1914. ret = -EINVAL;
  1915. goto err_release;
  1916. }
  1917. if (data_size > IWL39_MAX_DATA_SIZE) {
  1918. IWL_DEBUG_INFO(priv, "uCode data len %d too large to fit in\n",
  1919. data_size);
  1920. ret = -EINVAL;
  1921. goto err_release;
  1922. }
  1923. if (init_size > IWL39_MAX_INST_SIZE) {
  1924. IWL_DEBUG_INFO(priv,
  1925. "uCode init instr len %d too large to fit in\n",
  1926. init_size);
  1927. ret = -EINVAL;
  1928. goto err_release;
  1929. }
  1930. if (init_data_size > IWL39_MAX_DATA_SIZE) {
  1931. IWL_DEBUG_INFO(priv,
  1932. "uCode init data len %d too large to fit in\n",
  1933. init_data_size);
  1934. ret = -EINVAL;
  1935. goto err_release;
  1936. }
  1937. if (boot_size > IWL39_MAX_BSM_SIZE) {
  1938. IWL_DEBUG_INFO(priv,
  1939. "uCode boot instr len %d too large to fit in\n",
  1940. boot_size);
  1941. ret = -EINVAL;
  1942. goto err_release;
  1943. }
  1944. /* Allocate ucode buffers for card's bus-master loading ... */
  1945. /* Runtime instructions and 2 copies of data:
  1946. * 1) unmodified from disk
  1947. * 2) backup cache for save/restore during power-downs */
  1948. priv->ucode_code.len = inst_size;
  1949. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_code);
  1950. priv->ucode_data.len = data_size;
  1951. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_data);
  1952. priv->ucode_data_backup.len = data_size;
  1953. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_data_backup);
  1954. if (!priv->ucode_code.v_addr || !priv->ucode_data.v_addr ||
  1955. !priv->ucode_data_backup.v_addr)
  1956. goto err_pci_alloc;
  1957. /* Initialization instructions and data */
  1958. if (init_size && init_data_size) {
  1959. priv->ucode_init.len = init_size;
  1960. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_init);
  1961. priv->ucode_init_data.len = init_data_size;
  1962. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_init_data);
  1963. if (!priv->ucode_init.v_addr || !priv->ucode_init_data.v_addr)
  1964. goto err_pci_alloc;
  1965. }
  1966. /* Bootstrap (instructions only, no data) */
  1967. if (boot_size) {
  1968. priv->ucode_boot.len = boot_size;
  1969. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_boot);
  1970. if (!priv->ucode_boot.v_addr)
  1971. goto err_pci_alloc;
  1972. }
  1973. /* Copy images into buffers for card's bus-master reads ... */
  1974. /* Runtime instructions (first block of data in file) */
  1975. len = inst_size;
  1976. IWL_DEBUG_INFO(priv,
  1977. "Copying (but not loading) uCode instr len %zd\n", len);
  1978. memcpy(priv->ucode_code.v_addr, src, len);
  1979. src += len;
  1980. IWL_DEBUG_INFO(priv, "uCode instr buf vaddr = 0x%p, paddr = 0x%08x\n",
  1981. priv->ucode_code.v_addr, (u32)priv->ucode_code.p_addr);
  1982. /* Runtime data (2nd block)
  1983. * NOTE: Copy into backup buffer will be done in iwl3945_up() */
  1984. len = data_size;
  1985. IWL_DEBUG_INFO(priv,
  1986. "Copying (but not loading) uCode data len %zd\n", len);
  1987. memcpy(priv->ucode_data.v_addr, src, len);
  1988. memcpy(priv->ucode_data_backup.v_addr, src, len);
  1989. src += len;
  1990. /* Initialization instructions (3rd block) */
  1991. if (init_size) {
  1992. len = init_size;
  1993. IWL_DEBUG_INFO(priv,
  1994. "Copying (but not loading) init instr len %zd\n", len);
  1995. memcpy(priv->ucode_init.v_addr, src, len);
  1996. src += len;
  1997. }
  1998. /* Initialization data (4th block) */
  1999. if (init_data_size) {
  2000. len = init_data_size;
  2001. IWL_DEBUG_INFO(priv,
  2002. "Copying (but not loading) init data len %zd\n", len);
  2003. memcpy(priv->ucode_init_data.v_addr, src, len);
  2004. src += len;
  2005. }
  2006. /* Bootstrap instructions (5th block) */
  2007. len = boot_size;
  2008. IWL_DEBUG_INFO(priv,
  2009. "Copying (but not loading) boot instr len %zd\n", len);
  2010. memcpy(priv->ucode_boot.v_addr, src, len);
  2011. /* We have our copies now, allow OS release its copies */
  2012. release_firmware(ucode_raw);
  2013. return 0;
  2014. err_pci_alloc:
  2015. IWL_ERR(priv, "failed to allocate pci memory\n");
  2016. ret = -ENOMEM;
  2017. iwl3945_dealloc_ucode_pci(priv);
  2018. err_release:
  2019. release_firmware(ucode_raw);
  2020. error:
  2021. return ret;
  2022. }
  2023. /**
  2024. * iwl3945_set_ucode_ptrs - Set uCode address location
  2025. *
  2026. * Tell initialization uCode where to find runtime uCode.
  2027. *
  2028. * BSM registers initially contain pointers to initialization uCode.
  2029. * We need to replace them to load runtime uCode inst and data,
  2030. * and to save runtime data when powering down.
  2031. */
  2032. static int iwl3945_set_ucode_ptrs(struct iwl_priv *priv)
  2033. {
  2034. dma_addr_t pinst;
  2035. dma_addr_t pdata;
  2036. /* bits 31:0 for 3945 */
  2037. pinst = priv->ucode_code.p_addr;
  2038. pdata = priv->ucode_data_backup.p_addr;
  2039. /* Tell bootstrap uCode where to find image to load */
  2040. iwl_write_prph(priv, BSM_DRAM_INST_PTR_REG, pinst);
  2041. iwl_write_prph(priv, BSM_DRAM_DATA_PTR_REG, pdata);
  2042. iwl_write_prph(priv, BSM_DRAM_DATA_BYTECOUNT_REG,
  2043. priv->ucode_data.len);
  2044. /* Inst byte count must be last to set up, bit 31 signals uCode
  2045. * that all new ptr/size info is in place */
  2046. iwl_write_prph(priv, BSM_DRAM_INST_BYTECOUNT_REG,
  2047. priv->ucode_code.len | BSM_DRAM_INST_LOAD);
  2048. IWL_DEBUG_INFO(priv, "Runtime uCode pointers are set.\n");
  2049. return 0;
  2050. }
  2051. /**
  2052. * iwl3945_init_alive_start - Called after REPLY_ALIVE notification received
  2053. *
  2054. * Called after REPLY_ALIVE notification received from "initialize" uCode.
  2055. *
  2056. * Tell "initialize" uCode to go ahead and load the runtime uCode.
  2057. */
  2058. static void iwl3945_init_alive_start(struct iwl_priv *priv)
  2059. {
  2060. /* Check alive response for "valid" sign from uCode */
  2061. if (priv->card_alive_init.is_valid != UCODE_VALID_OK) {
  2062. /* We had an error bringing up the hardware, so take it
  2063. * all the way back down so we can try again */
  2064. IWL_DEBUG_INFO(priv, "Initialize Alive failed.\n");
  2065. goto restart;
  2066. }
  2067. /* Bootstrap uCode has loaded initialize uCode ... verify inst image.
  2068. * This is a paranoid check, because we would not have gotten the
  2069. * "initialize" alive if code weren't properly loaded. */
  2070. if (iwl3945_verify_ucode(priv)) {
  2071. /* Runtime instruction load was bad;
  2072. * take it all the way back down so we can try again */
  2073. IWL_DEBUG_INFO(priv, "Bad \"initialize\" uCode load.\n");
  2074. goto restart;
  2075. }
  2076. /* Send pointers to protocol/runtime uCode image ... init code will
  2077. * load and launch runtime uCode, which will send us another "Alive"
  2078. * notification. */
  2079. IWL_DEBUG_INFO(priv, "Initialization Alive received.\n");
  2080. if (iwl3945_set_ucode_ptrs(priv)) {
  2081. /* Runtime instruction load won't happen;
  2082. * take it all the way back down so we can try again */
  2083. IWL_DEBUG_INFO(priv, "Couldn't set up uCode pointers.\n");
  2084. goto restart;
  2085. }
  2086. return;
  2087. restart:
  2088. queue_work(priv->workqueue, &priv->restart);
  2089. }
  2090. /**
  2091. * iwl3945_alive_start - called after REPLY_ALIVE notification received
  2092. * from protocol/runtime uCode (initialization uCode's
  2093. * Alive gets handled by iwl3945_init_alive_start()).
  2094. */
  2095. static void iwl3945_alive_start(struct iwl_priv *priv)
  2096. {
  2097. int thermal_spin = 0;
  2098. u32 rfkill;
  2099. struct iwl_rxon_context *ctx = &priv->contexts[IWL_RXON_CTX_BSS];
  2100. IWL_DEBUG_INFO(priv, "Runtime Alive received.\n");
  2101. if (priv->card_alive.is_valid != UCODE_VALID_OK) {
  2102. /* We had an error bringing up the hardware, so take it
  2103. * all the way back down so we can try again */
  2104. IWL_DEBUG_INFO(priv, "Alive failed.\n");
  2105. goto restart;
  2106. }
  2107. /* Initialize uCode has loaded Runtime uCode ... verify inst image.
  2108. * This is a paranoid check, because we would not have gotten the
  2109. * "runtime" alive if code weren't properly loaded. */
  2110. if (iwl3945_verify_ucode(priv)) {
  2111. /* Runtime instruction load was bad;
  2112. * take it all the way back down so we can try again */
  2113. IWL_DEBUG_INFO(priv, "Bad runtime uCode load.\n");
  2114. goto restart;
  2115. }
  2116. rfkill = iwl_read_prph(priv, APMG_RFKILL_REG);
  2117. IWL_DEBUG_INFO(priv, "RFKILL status: 0x%x\n", rfkill);
  2118. if (rfkill & 0x1) {
  2119. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  2120. /* if RFKILL is not on, then wait for thermal
  2121. * sensor in adapter to kick in */
  2122. while (iwl3945_hw_get_temperature(priv) == 0) {
  2123. thermal_spin++;
  2124. udelay(10);
  2125. }
  2126. if (thermal_spin)
  2127. IWL_DEBUG_INFO(priv, "Thermal calibration took %dus\n",
  2128. thermal_spin * 10);
  2129. } else
  2130. set_bit(STATUS_RF_KILL_HW, &priv->status);
  2131. /* After the ALIVE response, we can send commands to 3945 uCode */
  2132. set_bit(STATUS_ALIVE, &priv->status);
  2133. /* Enable watchdog to monitor the driver tx queues */
  2134. iwl_setup_watchdog(priv);
  2135. if (iwl_is_rfkill(priv))
  2136. return;
  2137. ieee80211_wake_queues(priv->hw);
  2138. priv->active_rate = IWL_RATES_MASK_3945;
  2139. iwl_power_update_mode(priv, true);
  2140. if (iwl_is_associated(priv, IWL_RXON_CTX_BSS)) {
  2141. struct iwl3945_rxon_cmd *active_rxon =
  2142. (struct iwl3945_rxon_cmd *)(&ctx->active);
  2143. ctx->staging.filter_flags |= RXON_FILTER_ASSOC_MSK;
  2144. active_rxon->filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  2145. } else {
  2146. /* Initialize our rx_config data */
  2147. iwl_connection_init_rx_config(priv, ctx);
  2148. }
  2149. /* Configure Bluetooth device coexistence support */
  2150. priv->cfg->ops->hcmd->send_bt_config(priv);
  2151. set_bit(STATUS_READY, &priv->status);
  2152. /* Configure the adapter for unassociated operation */
  2153. iwl3945_commit_rxon(priv, ctx);
  2154. iwl3945_reg_txpower_periodic(priv);
  2155. IWL_DEBUG_INFO(priv, "ALIVE processing complete.\n");
  2156. wake_up_interruptible(&priv->wait_command_queue);
  2157. return;
  2158. restart:
  2159. queue_work(priv->workqueue, &priv->restart);
  2160. }
  2161. static void iwl3945_cancel_deferred_work(struct iwl_priv *priv);
  2162. static void __iwl3945_down(struct iwl_priv *priv)
  2163. {
  2164. unsigned long flags;
  2165. int exit_pending;
  2166. IWL_DEBUG_INFO(priv, DRV_NAME " is going down\n");
  2167. iwl_scan_cancel_timeout(priv, 200);
  2168. exit_pending = test_and_set_bit(STATUS_EXIT_PENDING, &priv->status);
  2169. /* Stop TX queues watchdog. We need to have STATUS_EXIT_PENDING bit set
  2170. * to prevent rearm timer */
  2171. del_timer_sync(&priv->watchdog);
  2172. /* Station information will now be cleared in device */
  2173. iwl_clear_ucode_stations(priv, NULL);
  2174. iwl_dealloc_bcast_stations(priv);
  2175. iwl_clear_driver_stations(priv);
  2176. /* Unblock any waiting calls */
  2177. wake_up_interruptible_all(&priv->wait_command_queue);
  2178. /* Wipe out the EXIT_PENDING status bit if we are not actually
  2179. * exiting the module */
  2180. if (!exit_pending)
  2181. clear_bit(STATUS_EXIT_PENDING, &priv->status);
  2182. /* stop and reset the on-board processor */
  2183. iwl_write32(priv, CSR_RESET, CSR_RESET_REG_FLAG_NEVO_RESET);
  2184. /* tell the device to stop sending interrupts */
  2185. spin_lock_irqsave(&priv->lock, flags);
  2186. iwl_disable_interrupts(priv);
  2187. spin_unlock_irqrestore(&priv->lock, flags);
  2188. iwl_synchronize_irq(priv);
  2189. if (priv->mac80211_registered)
  2190. ieee80211_stop_queues(priv->hw);
  2191. /* If we have not previously called iwl3945_init() then
  2192. * clear all bits but the RF Kill bits and return */
  2193. if (!iwl_is_init(priv)) {
  2194. priv->status = test_bit(STATUS_RF_KILL_HW, &priv->status) <<
  2195. STATUS_RF_KILL_HW |
  2196. test_bit(STATUS_GEO_CONFIGURED, &priv->status) <<
  2197. STATUS_GEO_CONFIGURED |
  2198. test_bit(STATUS_EXIT_PENDING, &priv->status) <<
  2199. STATUS_EXIT_PENDING;
  2200. goto exit;
  2201. }
  2202. /* ...otherwise clear out all the status bits but the RF Kill
  2203. * bit and continue taking the NIC down. */
  2204. priv->status &= test_bit(STATUS_RF_KILL_HW, &priv->status) <<
  2205. STATUS_RF_KILL_HW |
  2206. test_bit(STATUS_GEO_CONFIGURED, &priv->status) <<
  2207. STATUS_GEO_CONFIGURED |
  2208. test_bit(STATUS_FW_ERROR, &priv->status) <<
  2209. STATUS_FW_ERROR |
  2210. test_bit(STATUS_EXIT_PENDING, &priv->status) <<
  2211. STATUS_EXIT_PENDING;
  2212. iwl3945_hw_txq_ctx_stop(priv);
  2213. iwl3945_hw_rxq_stop(priv);
  2214. /* Power-down device's busmaster DMA clocks */
  2215. iwl_write_prph(priv, APMG_CLK_DIS_REG, APMG_CLK_VAL_DMA_CLK_RQT);
  2216. udelay(5);
  2217. /* Stop the device, and put it in low power state */
  2218. iwl_apm_stop(priv);
  2219. exit:
  2220. memset(&priv->card_alive, 0, sizeof(struct iwl_alive_resp));
  2221. if (priv->beacon_skb)
  2222. dev_kfree_skb(priv->beacon_skb);
  2223. priv->beacon_skb = NULL;
  2224. /* clear out any free frames */
  2225. iwl3945_clear_free_frames(priv);
  2226. }
  2227. static void iwl3945_down(struct iwl_priv *priv)
  2228. {
  2229. mutex_lock(&priv->mutex);
  2230. __iwl3945_down(priv);
  2231. mutex_unlock(&priv->mutex);
  2232. iwl3945_cancel_deferred_work(priv);
  2233. }
  2234. #define MAX_HW_RESTARTS 5
  2235. static int iwl3945_alloc_bcast_station(struct iwl_priv *priv)
  2236. {
  2237. struct iwl_rxon_context *ctx = &priv->contexts[IWL_RXON_CTX_BSS];
  2238. unsigned long flags;
  2239. u8 sta_id;
  2240. spin_lock_irqsave(&priv->sta_lock, flags);
  2241. sta_id = iwl_prep_station(priv, ctx, iwl_bcast_addr, false, NULL);
  2242. if (sta_id == IWL_INVALID_STATION) {
  2243. IWL_ERR(priv, "Unable to prepare broadcast station\n");
  2244. spin_unlock_irqrestore(&priv->sta_lock, flags);
  2245. return -EINVAL;
  2246. }
  2247. priv->stations[sta_id].used |= IWL_STA_DRIVER_ACTIVE;
  2248. priv->stations[sta_id].used |= IWL_STA_BCAST;
  2249. spin_unlock_irqrestore(&priv->sta_lock, flags);
  2250. return 0;
  2251. }
  2252. static int __iwl3945_up(struct iwl_priv *priv)
  2253. {
  2254. int rc, i;
  2255. rc = iwl3945_alloc_bcast_station(priv);
  2256. if (rc)
  2257. return rc;
  2258. if (test_bit(STATUS_EXIT_PENDING, &priv->status)) {
  2259. IWL_WARN(priv, "Exit pending; will not bring the NIC up\n");
  2260. return -EIO;
  2261. }
  2262. if (!priv->ucode_data_backup.v_addr || !priv->ucode_data.v_addr) {
  2263. IWL_ERR(priv, "ucode not available for device bring up\n");
  2264. return -EIO;
  2265. }
  2266. /* If platform's RF_KILL switch is NOT set to KILL */
  2267. if (iwl_read32(priv, CSR_GP_CNTRL) &
  2268. CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW)
  2269. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  2270. else {
  2271. set_bit(STATUS_RF_KILL_HW, &priv->status);
  2272. IWL_WARN(priv, "Radio disabled by HW RF Kill switch\n");
  2273. return -ENODEV;
  2274. }
  2275. iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
  2276. rc = iwl3945_hw_nic_init(priv);
  2277. if (rc) {
  2278. IWL_ERR(priv, "Unable to int nic\n");
  2279. return rc;
  2280. }
  2281. /* make sure rfkill handshake bits are cleared */
  2282. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  2283. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR,
  2284. CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
  2285. /* clear (again), then enable host interrupts */
  2286. iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
  2287. iwl_enable_interrupts(priv);
  2288. /* really make sure rfkill handshake bits are cleared */
  2289. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  2290. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  2291. /* Copy original ucode data image from disk into backup cache.
  2292. * This will be used to initialize the on-board processor's
  2293. * data SRAM for a clean start when the runtime program first loads. */
  2294. memcpy(priv->ucode_data_backup.v_addr, priv->ucode_data.v_addr,
  2295. priv->ucode_data.len);
  2296. /* We return success when we resume from suspend and rf_kill is on. */
  2297. if (test_bit(STATUS_RF_KILL_HW, &priv->status))
  2298. return 0;
  2299. for (i = 0; i < MAX_HW_RESTARTS; i++) {
  2300. /* load bootstrap state machine,
  2301. * load bootstrap program into processor's memory,
  2302. * prepare to load the "initialize" uCode */
  2303. rc = priv->cfg->ops->lib->load_ucode(priv);
  2304. if (rc) {
  2305. IWL_ERR(priv,
  2306. "Unable to set up bootstrap uCode: %d\n", rc);
  2307. continue;
  2308. }
  2309. /* start card; "initialize" will load runtime ucode */
  2310. iwl3945_nic_start(priv);
  2311. IWL_DEBUG_INFO(priv, DRV_NAME " is coming up\n");
  2312. return 0;
  2313. }
  2314. set_bit(STATUS_EXIT_PENDING, &priv->status);
  2315. __iwl3945_down(priv);
  2316. clear_bit(STATUS_EXIT_PENDING, &priv->status);
  2317. /* tried to restart and config the device for as long as our
  2318. * patience could withstand */
  2319. IWL_ERR(priv, "Unable to initialize device after %d attempts.\n", i);
  2320. return -EIO;
  2321. }
  2322. /*****************************************************************************
  2323. *
  2324. * Workqueue callbacks
  2325. *
  2326. *****************************************************************************/
  2327. static void iwl3945_bg_init_alive_start(struct work_struct *data)
  2328. {
  2329. struct iwl_priv *priv =
  2330. container_of(data, struct iwl_priv, init_alive_start.work);
  2331. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2332. return;
  2333. mutex_lock(&priv->mutex);
  2334. iwl3945_init_alive_start(priv);
  2335. mutex_unlock(&priv->mutex);
  2336. }
  2337. static void iwl3945_bg_alive_start(struct work_struct *data)
  2338. {
  2339. struct iwl_priv *priv =
  2340. container_of(data, struct iwl_priv, alive_start.work);
  2341. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2342. return;
  2343. mutex_lock(&priv->mutex);
  2344. iwl3945_alive_start(priv);
  2345. mutex_unlock(&priv->mutex);
  2346. }
  2347. /*
  2348. * 3945 cannot interrupt driver when hardware rf kill switch toggles;
  2349. * driver must poll CSR_GP_CNTRL_REG register for change. This register
  2350. * *is* readable even when device has been SW_RESET into low power mode
  2351. * (e.g. during RF KILL).
  2352. */
  2353. static void iwl3945_rfkill_poll(struct work_struct *data)
  2354. {
  2355. struct iwl_priv *priv =
  2356. container_of(data, struct iwl_priv, _3945.rfkill_poll.work);
  2357. bool old_rfkill = test_bit(STATUS_RF_KILL_HW, &priv->status);
  2358. bool new_rfkill = !(iwl_read32(priv, CSR_GP_CNTRL)
  2359. & CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW);
  2360. if (new_rfkill != old_rfkill) {
  2361. if (new_rfkill)
  2362. set_bit(STATUS_RF_KILL_HW, &priv->status);
  2363. else
  2364. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  2365. wiphy_rfkill_set_hw_state(priv->hw->wiphy, new_rfkill);
  2366. IWL_DEBUG_RF_KILL(priv, "RF_KILL bit toggled to %s.\n",
  2367. new_rfkill ? "disable radio" : "enable radio");
  2368. }
  2369. /* Keep this running, even if radio now enabled. This will be
  2370. * cancelled in mac_start() if system decides to start again */
  2371. queue_delayed_work(priv->workqueue, &priv->_3945.rfkill_poll,
  2372. round_jiffies_relative(2 * HZ));
  2373. }
  2374. int iwl3945_request_scan(struct iwl_priv *priv, struct ieee80211_vif *vif)
  2375. {
  2376. struct iwl_host_cmd cmd = {
  2377. .id = REPLY_SCAN_CMD,
  2378. .len = sizeof(struct iwl3945_scan_cmd),
  2379. .flags = CMD_SIZE_HUGE,
  2380. };
  2381. struct iwl3945_scan_cmd *scan;
  2382. u8 n_probes = 0;
  2383. enum ieee80211_band band;
  2384. bool is_active = false;
  2385. int ret;
  2386. lockdep_assert_held(&priv->mutex);
  2387. if (!priv->scan_cmd) {
  2388. priv->scan_cmd = kmalloc(sizeof(struct iwl3945_scan_cmd) +
  2389. IWL_MAX_SCAN_SIZE, GFP_KERNEL);
  2390. if (!priv->scan_cmd) {
  2391. IWL_DEBUG_SCAN(priv, "Fail to allocate scan memory\n");
  2392. return -ENOMEM;
  2393. }
  2394. }
  2395. scan = priv->scan_cmd;
  2396. memset(scan, 0, sizeof(struct iwl3945_scan_cmd) + IWL_MAX_SCAN_SIZE);
  2397. scan->quiet_plcp_th = IWL_PLCP_QUIET_THRESH;
  2398. scan->quiet_time = IWL_ACTIVE_QUIET_TIME;
  2399. if (iwl_is_associated(priv, IWL_RXON_CTX_BSS)) {
  2400. u16 interval = 0;
  2401. u32 extra;
  2402. u32 suspend_time = 100;
  2403. u32 scan_suspend_time = 100;
  2404. IWL_DEBUG_INFO(priv, "Scanning while associated...\n");
  2405. if (priv->is_internal_short_scan)
  2406. interval = 0;
  2407. else
  2408. interval = vif->bss_conf.beacon_int;
  2409. scan->suspend_time = 0;
  2410. scan->max_out_time = cpu_to_le32(200 * 1024);
  2411. if (!interval)
  2412. interval = suspend_time;
  2413. /*
  2414. * suspend time format:
  2415. * 0-19: beacon interval in usec (time before exec.)
  2416. * 20-23: 0
  2417. * 24-31: number of beacons (suspend between channels)
  2418. */
  2419. extra = (suspend_time / interval) << 24;
  2420. scan_suspend_time = 0xFF0FFFFF &
  2421. (extra | ((suspend_time % interval) * 1024));
  2422. scan->suspend_time = cpu_to_le32(scan_suspend_time);
  2423. IWL_DEBUG_SCAN(priv, "suspend_time 0x%X beacon interval %d\n",
  2424. scan_suspend_time, interval);
  2425. }
  2426. if (priv->is_internal_short_scan) {
  2427. IWL_DEBUG_SCAN(priv, "Start internal passive scan.\n");
  2428. } else if (priv->scan_request->n_ssids) {
  2429. int i, p = 0;
  2430. IWL_DEBUG_SCAN(priv, "Kicking off active scan\n");
  2431. for (i = 0; i < priv->scan_request->n_ssids; i++) {
  2432. /* always does wildcard anyway */
  2433. if (!priv->scan_request->ssids[i].ssid_len)
  2434. continue;
  2435. scan->direct_scan[p].id = WLAN_EID_SSID;
  2436. scan->direct_scan[p].len =
  2437. priv->scan_request->ssids[i].ssid_len;
  2438. memcpy(scan->direct_scan[p].ssid,
  2439. priv->scan_request->ssids[i].ssid,
  2440. priv->scan_request->ssids[i].ssid_len);
  2441. n_probes++;
  2442. p++;
  2443. }
  2444. is_active = true;
  2445. } else
  2446. IWL_DEBUG_SCAN(priv, "Kicking off passive scan.\n");
  2447. /* We don't build a direct scan probe request; the uCode will do
  2448. * that based on the direct_mask added to each channel entry */
  2449. scan->tx_cmd.tx_flags = TX_CMD_FLG_SEQ_CTL_MSK;
  2450. scan->tx_cmd.sta_id = priv->contexts[IWL_RXON_CTX_BSS].bcast_sta_id;
  2451. scan->tx_cmd.stop_time.life_time = TX_CMD_LIFE_TIME_INFINITE;
  2452. /* flags + rate selection */
  2453. switch (priv->scan_band) {
  2454. case IEEE80211_BAND_2GHZ:
  2455. scan->flags = RXON_FLG_BAND_24G_MSK | RXON_FLG_AUTO_DETECT_MSK;
  2456. scan->tx_cmd.rate = IWL_RATE_1M_PLCP;
  2457. band = IEEE80211_BAND_2GHZ;
  2458. break;
  2459. case IEEE80211_BAND_5GHZ:
  2460. scan->tx_cmd.rate = IWL_RATE_6M_PLCP;
  2461. band = IEEE80211_BAND_5GHZ;
  2462. break;
  2463. default:
  2464. IWL_WARN(priv, "Invalid scan band\n");
  2465. return -EIO;
  2466. }
  2467. /*
  2468. * If active scaning is requested but a certain channel
  2469. * is marked passive, we can do active scanning if we
  2470. * detect transmissions.
  2471. */
  2472. scan->good_CRC_th = is_active ? IWL_GOOD_CRC_TH_DEFAULT :
  2473. IWL_GOOD_CRC_TH_DISABLED;
  2474. if (!priv->is_internal_short_scan) {
  2475. scan->tx_cmd.len = cpu_to_le16(
  2476. iwl_fill_probe_req(priv,
  2477. (struct ieee80211_mgmt *)scan->data,
  2478. vif->addr,
  2479. priv->scan_request->ie,
  2480. priv->scan_request->ie_len,
  2481. IWL_MAX_SCAN_SIZE - sizeof(*scan)));
  2482. } else {
  2483. /* use bcast addr, will not be transmitted but must be valid */
  2484. scan->tx_cmd.len = cpu_to_le16(
  2485. iwl_fill_probe_req(priv,
  2486. (struct ieee80211_mgmt *)scan->data,
  2487. iwl_bcast_addr, NULL, 0,
  2488. IWL_MAX_SCAN_SIZE - sizeof(*scan)));
  2489. }
  2490. /* select Rx antennas */
  2491. scan->flags |= iwl3945_get_antenna_flags(priv);
  2492. if (priv->is_internal_short_scan) {
  2493. scan->channel_count =
  2494. iwl3945_get_single_channel_for_scan(priv, vif, band,
  2495. (void *)&scan->data[le16_to_cpu(
  2496. scan->tx_cmd.len)]);
  2497. } else {
  2498. scan->channel_count =
  2499. iwl3945_get_channels_for_scan(priv, band, is_active, n_probes,
  2500. (void *)&scan->data[le16_to_cpu(scan->tx_cmd.len)], vif);
  2501. }
  2502. if (scan->channel_count == 0) {
  2503. IWL_DEBUG_SCAN(priv, "channel count %d\n", scan->channel_count);
  2504. return -EIO;
  2505. }
  2506. cmd.len += le16_to_cpu(scan->tx_cmd.len) +
  2507. scan->channel_count * sizeof(struct iwl3945_scan_channel);
  2508. cmd.data = scan;
  2509. scan->len = cpu_to_le16(cmd.len);
  2510. set_bit(STATUS_SCAN_HW, &priv->status);
  2511. ret = iwl_send_cmd_sync(priv, &cmd);
  2512. if (ret)
  2513. clear_bit(STATUS_SCAN_HW, &priv->status);
  2514. return ret;
  2515. }
  2516. void iwl3945_post_scan(struct iwl_priv *priv)
  2517. {
  2518. struct iwl_rxon_context *ctx = &priv->contexts[IWL_RXON_CTX_BSS];
  2519. /*
  2520. * Since setting the RXON may have been deferred while
  2521. * performing the scan, fire one off if needed
  2522. */
  2523. if (memcmp(&ctx->staging, &ctx->active, sizeof(ctx->staging)))
  2524. iwl3945_commit_rxon(priv, ctx);
  2525. }
  2526. static void iwl3945_bg_restart(struct work_struct *data)
  2527. {
  2528. struct iwl_priv *priv = container_of(data, struct iwl_priv, restart);
  2529. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2530. return;
  2531. if (test_and_clear_bit(STATUS_FW_ERROR, &priv->status)) {
  2532. struct iwl_rxon_context *ctx;
  2533. mutex_lock(&priv->mutex);
  2534. for_each_context(priv, ctx)
  2535. ctx->vif = NULL;
  2536. priv->is_open = 0;
  2537. mutex_unlock(&priv->mutex);
  2538. iwl3945_down(priv);
  2539. ieee80211_restart_hw(priv->hw);
  2540. } else {
  2541. iwl3945_down(priv);
  2542. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2543. return;
  2544. mutex_lock(&priv->mutex);
  2545. __iwl3945_up(priv);
  2546. mutex_unlock(&priv->mutex);
  2547. }
  2548. }
  2549. static void iwl3945_bg_rx_replenish(struct work_struct *data)
  2550. {
  2551. struct iwl_priv *priv =
  2552. container_of(data, struct iwl_priv, rx_replenish);
  2553. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2554. return;
  2555. mutex_lock(&priv->mutex);
  2556. iwl3945_rx_replenish(priv);
  2557. mutex_unlock(&priv->mutex);
  2558. }
  2559. void iwl3945_post_associate(struct iwl_priv *priv)
  2560. {
  2561. int rc = 0;
  2562. struct ieee80211_conf *conf = NULL;
  2563. struct iwl_rxon_context *ctx = &priv->contexts[IWL_RXON_CTX_BSS];
  2564. if (!ctx->vif || !priv->is_open)
  2565. return;
  2566. if (ctx->vif->type == NL80211_IFTYPE_AP) {
  2567. IWL_ERR(priv, "%s Should not be called in AP mode\n", __func__);
  2568. return;
  2569. }
  2570. IWL_DEBUG_ASSOC(priv, "Associated as %d to: %pM\n",
  2571. ctx->vif->bss_conf.aid, ctx->active.bssid_addr);
  2572. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2573. return;
  2574. iwl_scan_cancel_timeout(priv, 200);
  2575. conf = ieee80211_get_hw_conf(priv->hw);
  2576. ctx->staging.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  2577. iwl3945_commit_rxon(priv, ctx);
  2578. rc = iwl_send_rxon_timing(priv, ctx);
  2579. if (rc)
  2580. IWL_WARN(priv, "REPLY_RXON_TIMING failed - "
  2581. "Attempting to continue.\n");
  2582. ctx->staging.filter_flags |= RXON_FILTER_ASSOC_MSK;
  2583. ctx->staging.assoc_id = cpu_to_le16(ctx->vif->bss_conf.aid);
  2584. IWL_DEBUG_ASSOC(priv, "assoc id %d beacon interval %d\n",
  2585. ctx->vif->bss_conf.aid, ctx->vif->bss_conf.beacon_int);
  2586. if (ctx->vif->bss_conf.use_short_preamble)
  2587. ctx->staging.flags |= RXON_FLG_SHORT_PREAMBLE_MSK;
  2588. else
  2589. ctx->staging.flags &= ~RXON_FLG_SHORT_PREAMBLE_MSK;
  2590. if (ctx->staging.flags & RXON_FLG_BAND_24G_MSK) {
  2591. if (ctx->vif->bss_conf.use_short_slot)
  2592. ctx->staging.flags |= RXON_FLG_SHORT_SLOT_MSK;
  2593. else
  2594. ctx->staging.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
  2595. }
  2596. iwl3945_commit_rxon(priv, ctx);
  2597. switch (ctx->vif->type) {
  2598. case NL80211_IFTYPE_STATION:
  2599. iwl3945_rate_scale_init(priv->hw, IWL_AP_ID);
  2600. break;
  2601. case NL80211_IFTYPE_ADHOC:
  2602. iwl3945_send_beacon_cmd(priv);
  2603. break;
  2604. default:
  2605. IWL_ERR(priv, "%s Should not be called in %d mode\n",
  2606. __func__, ctx->vif->type);
  2607. break;
  2608. }
  2609. }
  2610. /*****************************************************************************
  2611. *
  2612. * mac80211 entry point functions
  2613. *
  2614. *****************************************************************************/
  2615. #define UCODE_READY_TIMEOUT (2 * HZ)
  2616. static int iwl3945_mac_start(struct ieee80211_hw *hw)
  2617. {
  2618. struct iwl_priv *priv = hw->priv;
  2619. int ret;
  2620. IWL_DEBUG_MAC80211(priv, "enter\n");
  2621. /* we should be verifying the device is ready to be opened */
  2622. mutex_lock(&priv->mutex);
  2623. /* fetch ucode file from disk, alloc and copy to bus-master buffers ...
  2624. * ucode filename and max sizes are card-specific. */
  2625. if (!priv->ucode_code.len) {
  2626. ret = iwl3945_read_ucode(priv);
  2627. if (ret) {
  2628. IWL_ERR(priv, "Could not read microcode: %d\n", ret);
  2629. mutex_unlock(&priv->mutex);
  2630. goto out_release_irq;
  2631. }
  2632. }
  2633. ret = __iwl3945_up(priv);
  2634. mutex_unlock(&priv->mutex);
  2635. if (ret)
  2636. goto out_release_irq;
  2637. IWL_DEBUG_INFO(priv, "Start UP work.\n");
  2638. /* Wait for START_ALIVE from ucode. Otherwise callbacks from
  2639. * mac80211 will not be run successfully. */
  2640. ret = wait_event_interruptible_timeout(priv->wait_command_queue,
  2641. test_bit(STATUS_READY, &priv->status),
  2642. UCODE_READY_TIMEOUT);
  2643. if (!ret) {
  2644. if (!test_bit(STATUS_READY, &priv->status)) {
  2645. IWL_ERR(priv,
  2646. "Wait for START_ALIVE timeout after %dms.\n",
  2647. jiffies_to_msecs(UCODE_READY_TIMEOUT));
  2648. ret = -ETIMEDOUT;
  2649. goto out_release_irq;
  2650. }
  2651. }
  2652. /* ucode is running and will send rfkill notifications,
  2653. * no need to poll the killswitch state anymore */
  2654. cancel_delayed_work(&priv->_3945.rfkill_poll);
  2655. priv->is_open = 1;
  2656. IWL_DEBUG_MAC80211(priv, "leave\n");
  2657. return 0;
  2658. out_release_irq:
  2659. priv->is_open = 0;
  2660. IWL_DEBUG_MAC80211(priv, "leave - failed\n");
  2661. return ret;
  2662. }
  2663. static void iwl3945_mac_stop(struct ieee80211_hw *hw)
  2664. {
  2665. struct iwl_priv *priv = hw->priv;
  2666. IWL_DEBUG_MAC80211(priv, "enter\n");
  2667. if (!priv->is_open) {
  2668. IWL_DEBUG_MAC80211(priv, "leave - skip\n");
  2669. return;
  2670. }
  2671. priv->is_open = 0;
  2672. iwl3945_down(priv);
  2673. flush_workqueue(priv->workqueue);
  2674. /* start polling the killswitch state again */
  2675. queue_delayed_work(priv->workqueue, &priv->_3945.rfkill_poll,
  2676. round_jiffies_relative(2 * HZ));
  2677. IWL_DEBUG_MAC80211(priv, "leave\n");
  2678. }
  2679. static int iwl3945_mac_tx(struct ieee80211_hw *hw, struct sk_buff *skb)
  2680. {
  2681. struct iwl_priv *priv = hw->priv;
  2682. IWL_DEBUG_MAC80211(priv, "enter\n");
  2683. IWL_DEBUG_TX(priv, "dev->xmit(%d bytes) at rate 0x%02x\n", skb->len,
  2684. ieee80211_get_tx_rate(hw, IEEE80211_SKB_CB(skb))->bitrate);
  2685. if (iwl3945_tx_skb(priv, skb))
  2686. dev_kfree_skb_any(skb);
  2687. IWL_DEBUG_MAC80211(priv, "leave\n");
  2688. return NETDEV_TX_OK;
  2689. }
  2690. void iwl3945_config_ap(struct iwl_priv *priv)
  2691. {
  2692. struct iwl_rxon_context *ctx = &priv->contexts[IWL_RXON_CTX_BSS];
  2693. struct ieee80211_vif *vif = ctx->vif;
  2694. int rc = 0;
  2695. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2696. return;
  2697. /* The following should be done only at AP bring up */
  2698. if (!(iwl_is_associated(priv, IWL_RXON_CTX_BSS))) {
  2699. /* RXON - unassoc (to set timing command) */
  2700. ctx->staging.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  2701. iwl3945_commit_rxon(priv, ctx);
  2702. /* RXON Timing */
  2703. rc = iwl_send_rxon_timing(priv, ctx);
  2704. if (rc)
  2705. IWL_WARN(priv, "REPLY_RXON_TIMING failed - "
  2706. "Attempting to continue.\n");
  2707. ctx->staging.assoc_id = 0;
  2708. if (vif->bss_conf.use_short_preamble)
  2709. ctx->staging.flags |=
  2710. RXON_FLG_SHORT_PREAMBLE_MSK;
  2711. else
  2712. ctx->staging.flags &=
  2713. ~RXON_FLG_SHORT_PREAMBLE_MSK;
  2714. if (ctx->staging.flags & RXON_FLG_BAND_24G_MSK) {
  2715. if (vif->bss_conf.use_short_slot)
  2716. ctx->staging.flags |=
  2717. RXON_FLG_SHORT_SLOT_MSK;
  2718. else
  2719. ctx->staging.flags &=
  2720. ~RXON_FLG_SHORT_SLOT_MSK;
  2721. }
  2722. /* restore RXON assoc */
  2723. ctx->staging.filter_flags |= RXON_FILTER_ASSOC_MSK;
  2724. iwl3945_commit_rxon(priv, ctx);
  2725. }
  2726. iwl3945_send_beacon_cmd(priv);
  2727. /* FIXME - we need to add code here to detect a totally new
  2728. * configuration, reset the AP, unassoc, rxon timing, assoc,
  2729. * clear sta table, add BCAST sta... */
  2730. }
  2731. static int iwl3945_mac_set_key(struct ieee80211_hw *hw, enum set_key_cmd cmd,
  2732. struct ieee80211_vif *vif,
  2733. struct ieee80211_sta *sta,
  2734. struct ieee80211_key_conf *key)
  2735. {
  2736. struct iwl_priv *priv = hw->priv;
  2737. int ret = 0;
  2738. u8 sta_id = IWL_INVALID_STATION;
  2739. u8 static_key;
  2740. IWL_DEBUG_MAC80211(priv, "enter\n");
  2741. if (iwl3945_mod_params.sw_crypto) {
  2742. IWL_DEBUG_MAC80211(priv, "leave - hwcrypto disabled\n");
  2743. return -EOPNOTSUPP;
  2744. }
  2745. /*
  2746. * To support IBSS RSN, don't program group keys in IBSS, the
  2747. * hardware will then not attempt to decrypt the frames.
  2748. */
  2749. if (vif->type == NL80211_IFTYPE_ADHOC &&
  2750. !(key->flags & IEEE80211_KEY_FLAG_PAIRWISE))
  2751. return -EOPNOTSUPP;
  2752. static_key = !iwl_is_associated(priv, IWL_RXON_CTX_BSS);
  2753. if (!static_key) {
  2754. sta_id = iwl_sta_id_or_broadcast(
  2755. priv, &priv->contexts[IWL_RXON_CTX_BSS], sta);
  2756. if (sta_id == IWL_INVALID_STATION)
  2757. return -EINVAL;
  2758. }
  2759. mutex_lock(&priv->mutex);
  2760. iwl_scan_cancel_timeout(priv, 100);
  2761. switch (cmd) {
  2762. case SET_KEY:
  2763. if (static_key)
  2764. ret = iwl3945_set_static_key(priv, key);
  2765. else
  2766. ret = iwl3945_set_dynamic_key(priv, key, sta_id);
  2767. IWL_DEBUG_MAC80211(priv, "enable hwcrypto key\n");
  2768. break;
  2769. case DISABLE_KEY:
  2770. if (static_key)
  2771. ret = iwl3945_remove_static_key(priv);
  2772. else
  2773. ret = iwl3945_clear_sta_key_info(priv, sta_id);
  2774. IWL_DEBUG_MAC80211(priv, "disable hwcrypto key\n");
  2775. break;
  2776. default:
  2777. ret = -EINVAL;
  2778. }
  2779. mutex_unlock(&priv->mutex);
  2780. IWL_DEBUG_MAC80211(priv, "leave\n");
  2781. return ret;
  2782. }
  2783. static int iwl3945_mac_sta_add(struct ieee80211_hw *hw,
  2784. struct ieee80211_vif *vif,
  2785. struct ieee80211_sta *sta)
  2786. {
  2787. struct iwl_priv *priv = hw->priv;
  2788. struct iwl3945_sta_priv *sta_priv = (void *)sta->drv_priv;
  2789. int ret;
  2790. bool is_ap = vif->type == NL80211_IFTYPE_STATION;
  2791. u8 sta_id;
  2792. IWL_DEBUG_INFO(priv, "received request to add station %pM\n",
  2793. sta->addr);
  2794. mutex_lock(&priv->mutex);
  2795. IWL_DEBUG_INFO(priv, "proceeding to add station %pM\n",
  2796. sta->addr);
  2797. sta_priv->common.sta_id = IWL_INVALID_STATION;
  2798. ret = iwl_add_station_common(priv, &priv->contexts[IWL_RXON_CTX_BSS],
  2799. sta->addr, is_ap, sta, &sta_id);
  2800. if (ret) {
  2801. IWL_ERR(priv, "Unable to add station %pM (%d)\n",
  2802. sta->addr, ret);
  2803. /* Should we return success if return code is EEXIST ? */
  2804. mutex_unlock(&priv->mutex);
  2805. return ret;
  2806. }
  2807. sta_priv->common.sta_id = sta_id;
  2808. /* Initialize rate scaling */
  2809. IWL_DEBUG_INFO(priv, "Initializing rate scaling for station %pM\n",
  2810. sta->addr);
  2811. iwl3945_rs_rate_init(priv, sta, sta_id);
  2812. mutex_unlock(&priv->mutex);
  2813. return 0;
  2814. }
  2815. static void iwl3945_configure_filter(struct ieee80211_hw *hw,
  2816. unsigned int changed_flags,
  2817. unsigned int *total_flags,
  2818. u64 multicast)
  2819. {
  2820. struct iwl_priv *priv = hw->priv;
  2821. __le32 filter_or = 0, filter_nand = 0;
  2822. struct iwl_rxon_context *ctx = &priv->contexts[IWL_RXON_CTX_BSS];
  2823. #define CHK(test, flag) do { \
  2824. if (*total_flags & (test)) \
  2825. filter_or |= (flag); \
  2826. else \
  2827. filter_nand |= (flag); \
  2828. } while (0)
  2829. IWL_DEBUG_MAC80211(priv, "Enter: changed: 0x%x, total: 0x%x\n",
  2830. changed_flags, *total_flags);
  2831. CHK(FIF_OTHER_BSS | FIF_PROMISC_IN_BSS, RXON_FILTER_PROMISC_MSK);
  2832. CHK(FIF_CONTROL, RXON_FILTER_CTL2HOST_MSK);
  2833. CHK(FIF_BCN_PRBRESP_PROMISC, RXON_FILTER_BCON_AWARE_MSK);
  2834. #undef CHK
  2835. mutex_lock(&priv->mutex);
  2836. ctx->staging.filter_flags &= ~filter_nand;
  2837. ctx->staging.filter_flags |= filter_or;
  2838. /*
  2839. * Not committing directly because hardware can perform a scan,
  2840. * but even if hw is ready, committing here breaks for some reason,
  2841. * we'll eventually commit the filter flags change anyway.
  2842. */
  2843. mutex_unlock(&priv->mutex);
  2844. /*
  2845. * Receiving all multicast frames is always enabled by the
  2846. * default flags setup in iwl_connection_init_rx_config()
  2847. * since we currently do not support programming multicast
  2848. * filters into the device.
  2849. */
  2850. *total_flags &= FIF_OTHER_BSS | FIF_ALLMULTI | FIF_PROMISC_IN_BSS |
  2851. FIF_BCN_PRBRESP_PROMISC | FIF_CONTROL;
  2852. }
  2853. /*****************************************************************************
  2854. *
  2855. * sysfs attributes
  2856. *
  2857. *****************************************************************************/
  2858. #ifdef CONFIG_IWLWIFI_DEBUG
  2859. /*
  2860. * The following adds a new attribute to the sysfs representation
  2861. * of this device driver (i.e. a new file in /sys/bus/pci/drivers/iwl/)
  2862. * used for controlling the debug level.
  2863. *
  2864. * See the level definitions in iwl for details.
  2865. *
  2866. * The debug_level being managed using sysfs below is a per device debug
  2867. * level that is used instead of the global debug level if it (the per
  2868. * device debug level) is set.
  2869. */
  2870. static ssize_t show_debug_level(struct device *d,
  2871. struct device_attribute *attr, char *buf)
  2872. {
  2873. struct iwl_priv *priv = dev_get_drvdata(d);
  2874. return sprintf(buf, "0x%08X\n", iwl_get_debug_level(priv));
  2875. }
  2876. static ssize_t store_debug_level(struct device *d,
  2877. struct device_attribute *attr,
  2878. const char *buf, size_t count)
  2879. {
  2880. struct iwl_priv *priv = dev_get_drvdata(d);
  2881. unsigned long val;
  2882. int ret;
  2883. ret = strict_strtoul(buf, 0, &val);
  2884. if (ret)
  2885. IWL_INFO(priv, "%s is not in hex or decimal form.\n", buf);
  2886. else {
  2887. priv->debug_level = val;
  2888. if (iwl_alloc_traffic_mem(priv))
  2889. IWL_ERR(priv,
  2890. "Not enough memory to generate traffic log\n");
  2891. }
  2892. return strnlen(buf, count);
  2893. }
  2894. static DEVICE_ATTR(debug_level, S_IWUSR | S_IRUGO,
  2895. show_debug_level, store_debug_level);
  2896. #endif /* CONFIG_IWLWIFI_DEBUG */
  2897. static ssize_t show_temperature(struct device *d,
  2898. struct device_attribute *attr, char *buf)
  2899. {
  2900. struct iwl_priv *priv = dev_get_drvdata(d);
  2901. if (!iwl_is_alive(priv))
  2902. return -EAGAIN;
  2903. return sprintf(buf, "%d\n", iwl3945_hw_get_temperature(priv));
  2904. }
  2905. static DEVICE_ATTR(temperature, S_IRUGO, show_temperature, NULL);
  2906. static ssize_t show_tx_power(struct device *d,
  2907. struct device_attribute *attr, char *buf)
  2908. {
  2909. struct iwl_priv *priv = dev_get_drvdata(d);
  2910. return sprintf(buf, "%d\n", priv->tx_power_user_lmt);
  2911. }
  2912. static ssize_t store_tx_power(struct device *d,
  2913. struct device_attribute *attr,
  2914. const char *buf, size_t count)
  2915. {
  2916. struct iwl_priv *priv = dev_get_drvdata(d);
  2917. char *p = (char *)buf;
  2918. u32 val;
  2919. val = simple_strtoul(p, &p, 10);
  2920. if (p == buf)
  2921. IWL_INFO(priv, ": %s is not in decimal form.\n", buf);
  2922. else
  2923. iwl3945_hw_reg_set_txpower(priv, val);
  2924. return count;
  2925. }
  2926. static DEVICE_ATTR(tx_power, S_IWUSR | S_IRUGO, show_tx_power, store_tx_power);
  2927. static ssize_t show_flags(struct device *d,
  2928. struct device_attribute *attr, char *buf)
  2929. {
  2930. struct iwl_priv *priv = dev_get_drvdata(d);
  2931. struct iwl_rxon_context *ctx = &priv->contexts[IWL_RXON_CTX_BSS];
  2932. return sprintf(buf, "0x%04X\n", ctx->active.flags);
  2933. }
  2934. static ssize_t store_flags(struct device *d,
  2935. struct device_attribute *attr,
  2936. const char *buf, size_t count)
  2937. {
  2938. struct iwl_priv *priv = dev_get_drvdata(d);
  2939. u32 flags = simple_strtoul(buf, NULL, 0);
  2940. struct iwl_rxon_context *ctx = &priv->contexts[IWL_RXON_CTX_BSS];
  2941. mutex_lock(&priv->mutex);
  2942. if (le32_to_cpu(ctx->staging.flags) != flags) {
  2943. /* Cancel any currently running scans... */
  2944. if (iwl_scan_cancel_timeout(priv, 100))
  2945. IWL_WARN(priv, "Could not cancel scan.\n");
  2946. else {
  2947. IWL_DEBUG_INFO(priv, "Committing rxon.flags = 0x%04X\n",
  2948. flags);
  2949. ctx->staging.flags = cpu_to_le32(flags);
  2950. iwl3945_commit_rxon(priv, ctx);
  2951. }
  2952. }
  2953. mutex_unlock(&priv->mutex);
  2954. return count;
  2955. }
  2956. static DEVICE_ATTR(flags, S_IWUSR | S_IRUGO, show_flags, store_flags);
  2957. static ssize_t show_filter_flags(struct device *d,
  2958. struct device_attribute *attr, char *buf)
  2959. {
  2960. struct iwl_priv *priv = dev_get_drvdata(d);
  2961. struct iwl_rxon_context *ctx = &priv->contexts[IWL_RXON_CTX_BSS];
  2962. return sprintf(buf, "0x%04X\n",
  2963. le32_to_cpu(ctx->active.filter_flags));
  2964. }
  2965. static ssize_t store_filter_flags(struct device *d,
  2966. struct device_attribute *attr,
  2967. const char *buf, size_t count)
  2968. {
  2969. struct iwl_priv *priv = dev_get_drvdata(d);
  2970. struct iwl_rxon_context *ctx = &priv->contexts[IWL_RXON_CTX_BSS];
  2971. u32 filter_flags = simple_strtoul(buf, NULL, 0);
  2972. mutex_lock(&priv->mutex);
  2973. if (le32_to_cpu(ctx->staging.filter_flags) != filter_flags) {
  2974. /* Cancel any currently running scans... */
  2975. if (iwl_scan_cancel_timeout(priv, 100))
  2976. IWL_WARN(priv, "Could not cancel scan.\n");
  2977. else {
  2978. IWL_DEBUG_INFO(priv, "Committing rxon.filter_flags = "
  2979. "0x%04X\n", filter_flags);
  2980. ctx->staging.filter_flags =
  2981. cpu_to_le32(filter_flags);
  2982. iwl3945_commit_rxon(priv, ctx);
  2983. }
  2984. }
  2985. mutex_unlock(&priv->mutex);
  2986. return count;
  2987. }
  2988. static DEVICE_ATTR(filter_flags, S_IWUSR | S_IRUGO, show_filter_flags,
  2989. store_filter_flags);
  2990. static ssize_t show_measurement(struct device *d,
  2991. struct device_attribute *attr, char *buf)
  2992. {
  2993. struct iwl_priv *priv = dev_get_drvdata(d);
  2994. struct iwl_spectrum_notification measure_report;
  2995. u32 size = sizeof(measure_report), len = 0, ofs = 0;
  2996. u8 *data = (u8 *)&measure_report;
  2997. unsigned long flags;
  2998. spin_lock_irqsave(&priv->lock, flags);
  2999. if (!(priv->measurement_status & MEASUREMENT_READY)) {
  3000. spin_unlock_irqrestore(&priv->lock, flags);
  3001. return 0;
  3002. }
  3003. memcpy(&measure_report, &priv->measure_report, size);
  3004. priv->measurement_status = 0;
  3005. spin_unlock_irqrestore(&priv->lock, flags);
  3006. while (size && (PAGE_SIZE - len)) {
  3007. hex_dump_to_buffer(data + ofs, size, 16, 1, buf + len,
  3008. PAGE_SIZE - len, 1);
  3009. len = strlen(buf);
  3010. if (PAGE_SIZE - len)
  3011. buf[len++] = '\n';
  3012. ofs += 16;
  3013. size -= min(size, 16U);
  3014. }
  3015. return len;
  3016. }
  3017. static ssize_t store_measurement(struct device *d,
  3018. struct device_attribute *attr,
  3019. const char *buf, size_t count)
  3020. {
  3021. struct iwl_priv *priv = dev_get_drvdata(d);
  3022. struct iwl_rxon_context *ctx = &priv->contexts[IWL_RXON_CTX_BSS];
  3023. struct ieee80211_measurement_params params = {
  3024. .channel = le16_to_cpu(ctx->active.channel),
  3025. .start_time = cpu_to_le64(priv->_3945.last_tsf),
  3026. .duration = cpu_to_le16(1),
  3027. };
  3028. u8 type = IWL_MEASURE_BASIC;
  3029. u8 buffer[32];
  3030. u8 channel;
  3031. if (count) {
  3032. char *p = buffer;
  3033. strncpy(buffer, buf, min(sizeof(buffer), count));
  3034. channel = simple_strtoul(p, NULL, 0);
  3035. if (channel)
  3036. params.channel = channel;
  3037. p = buffer;
  3038. while (*p && *p != ' ')
  3039. p++;
  3040. if (*p)
  3041. type = simple_strtoul(p + 1, NULL, 0);
  3042. }
  3043. IWL_DEBUG_INFO(priv, "Invoking measurement of type %d on "
  3044. "channel %d (for '%s')\n", type, params.channel, buf);
  3045. iwl3945_get_measurement(priv, &params, type);
  3046. return count;
  3047. }
  3048. static DEVICE_ATTR(measurement, S_IRUSR | S_IWUSR,
  3049. show_measurement, store_measurement);
  3050. static ssize_t store_retry_rate(struct device *d,
  3051. struct device_attribute *attr,
  3052. const char *buf, size_t count)
  3053. {
  3054. struct iwl_priv *priv = dev_get_drvdata(d);
  3055. priv->retry_rate = simple_strtoul(buf, NULL, 0);
  3056. if (priv->retry_rate <= 0)
  3057. priv->retry_rate = 1;
  3058. return count;
  3059. }
  3060. static ssize_t show_retry_rate(struct device *d,
  3061. struct device_attribute *attr, char *buf)
  3062. {
  3063. struct iwl_priv *priv = dev_get_drvdata(d);
  3064. return sprintf(buf, "%d", priv->retry_rate);
  3065. }
  3066. static DEVICE_ATTR(retry_rate, S_IWUSR | S_IRUSR, show_retry_rate,
  3067. store_retry_rate);
  3068. static ssize_t show_channels(struct device *d,
  3069. struct device_attribute *attr, char *buf)
  3070. {
  3071. /* all this shit doesn't belong into sysfs anyway */
  3072. return 0;
  3073. }
  3074. static DEVICE_ATTR(channels, S_IRUSR, show_channels, NULL);
  3075. static ssize_t show_antenna(struct device *d,
  3076. struct device_attribute *attr, char *buf)
  3077. {
  3078. struct iwl_priv *priv = dev_get_drvdata(d);
  3079. if (!iwl_is_alive(priv))
  3080. return -EAGAIN;
  3081. return sprintf(buf, "%d\n", iwl3945_mod_params.antenna);
  3082. }
  3083. static ssize_t store_antenna(struct device *d,
  3084. struct device_attribute *attr,
  3085. const char *buf, size_t count)
  3086. {
  3087. struct iwl_priv *priv __maybe_unused = dev_get_drvdata(d);
  3088. int ant;
  3089. if (count == 0)
  3090. return 0;
  3091. if (sscanf(buf, "%1i", &ant) != 1) {
  3092. IWL_DEBUG_INFO(priv, "not in hex or decimal form.\n");
  3093. return count;
  3094. }
  3095. if ((ant >= 0) && (ant <= 2)) {
  3096. IWL_DEBUG_INFO(priv, "Setting antenna select to %d.\n", ant);
  3097. iwl3945_mod_params.antenna = (enum iwl3945_antenna)ant;
  3098. } else
  3099. IWL_DEBUG_INFO(priv, "Bad antenna select value %d.\n", ant);
  3100. return count;
  3101. }
  3102. static DEVICE_ATTR(antenna, S_IWUSR | S_IRUGO, show_antenna, store_antenna);
  3103. static ssize_t show_status(struct device *d,
  3104. struct device_attribute *attr, char *buf)
  3105. {
  3106. struct iwl_priv *priv = dev_get_drvdata(d);
  3107. if (!iwl_is_alive(priv))
  3108. return -EAGAIN;
  3109. return sprintf(buf, "0x%08x\n", (int)priv->status);
  3110. }
  3111. static DEVICE_ATTR(status, S_IRUGO, show_status, NULL);
  3112. static ssize_t dump_error_log(struct device *d,
  3113. struct device_attribute *attr,
  3114. const char *buf, size_t count)
  3115. {
  3116. struct iwl_priv *priv = dev_get_drvdata(d);
  3117. char *p = (char *)buf;
  3118. if (p[0] == '1')
  3119. iwl3945_dump_nic_error_log(priv);
  3120. return strnlen(buf, count);
  3121. }
  3122. static DEVICE_ATTR(dump_errors, S_IWUSR, NULL, dump_error_log);
  3123. /*****************************************************************************
  3124. *
  3125. * driver setup and tear down
  3126. *
  3127. *****************************************************************************/
  3128. static void iwl3945_setup_deferred_work(struct iwl_priv *priv)
  3129. {
  3130. priv->workqueue = create_singlethread_workqueue(DRV_NAME);
  3131. init_waitqueue_head(&priv->wait_command_queue);
  3132. INIT_WORK(&priv->restart, iwl3945_bg_restart);
  3133. INIT_WORK(&priv->rx_replenish, iwl3945_bg_rx_replenish);
  3134. INIT_WORK(&priv->beacon_update, iwl3945_bg_beacon_update);
  3135. INIT_DELAYED_WORK(&priv->init_alive_start, iwl3945_bg_init_alive_start);
  3136. INIT_DELAYED_WORK(&priv->alive_start, iwl3945_bg_alive_start);
  3137. INIT_DELAYED_WORK(&priv->_3945.rfkill_poll, iwl3945_rfkill_poll);
  3138. iwl_setup_scan_deferred_work(priv);
  3139. iwl3945_hw_setup_deferred_work(priv);
  3140. init_timer(&priv->watchdog);
  3141. priv->watchdog.data = (unsigned long)priv;
  3142. priv->watchdog.function = iwl_bg_watchdog;
  3143. tasklet_init(&priv->irq_tasklet, (void (*)(unsigned long))
  3144. iwl3945_irq_tasklet, (unsigned long)priv);
  3145. }
  3146. static void iwl3945_cancel_deferred_work(struct iwl_priv *priv)
  3147. {
  3148. iwl3945_hw_cancel_deferred_work(priv);
  3149. cancel_delayed_work_sync(&priv->init_alive_start);
  3150. cancel_delayed_work(&priv->alive_start);
  3151. cancel_work_sync(&priv->beacon_update);
  3152. iwl_cancel_scan_deferred_work(priv);
  3153. }
  3154. static struct attribute *iwl3945_sysfs_entries[] = {
  3155. &dev_attr_antenna.attr,
  3156. &dev_attr_channels.attr,
  3157. &dev_attr_dump_errors.attr,
  3158. &dev_attr_flags.attr,
  3159. &dev_attr_filter_flags.attr,
  3160. &dev_attr_measurement.attr,
  3161. &dev_attr_retry_rate.attr,
  3162. &dev_attr_status.attr,
  3163. &dev_attr_temperature.attr,
  3164. &dev_attr_tx_power.attr,
  3165. #ifdef CONFIG_IWLWIFI_DEBUG
  3166. &dev_attr_debug_level.attr,
  3167. #endif
  3168. NULL
  3169. };
  3170. static struct attribute_group iwl3945_attribute_group = {
  3171. .name = NULL, /* put in device directory */
  3172. .attrs = iwl3945_sysfs_entries,
  3173. };
  3174. struct ieee80211_ops iwl3945_hw_ops = {
  3175. .tx = iwl3945_mac_tx,
  3176. .start = iwl3945_mac_start,
  3177. .stop = iwl3945_mac_stop,
  3178. .add_interface = iwl_mac_add_interface,
  3179. .remove_interface = iwl_mac_remove_interface,
  3180. .change_interface = iwl_mac_change_interface,
  3181. .config = iwl_legacy_mac_config,
  3182. .configure_filter = iwl3945_configure_filter,
  3183. .set_key = iwl3945_mac_set_key,
  3184. .conf_tx = iwl_mac_conf_tx,
  3185. .reset_tsf = iwl_legacy_mac_reset_tsf,
  3186. .bss_info_changed = iwl_legacy_mac_bss_info_changed,
  3187. .hw_scan = iwl_mac_hw_scan,
  3188. .sta_add = iwl3945_mac_sta_add,
  3189. .sta_remove = iwl_mac_sta_remove,
  3190. .tx_last_beacon = iwl_mac_tx_last_beacon,
  3191. };
  3192. static int iwl3945_init_drv(struct iwl_priv *priv)
  3193. {
  3194. int ret;
  3195. struct iwl3945_eeprom *eeprom = (struct iwl3945_eeprom *)priv->eeprom;
  3196. priv->retry_rate = 1;
  3197. priv->beacon_skb = NULL;
  3198. spin_lock_init(&priv->sta_lock);
  3199. spin_lock_init(&priv->hcmd_lock);
  3200. INIT_LIST_HEAD(&priv->free_frames);
  3201. mutex_init(&priv->mutex);
  3202. mutex_init(&priv->sync_cmd_mutex);
  3203. priv->ieee_channels = NULL;
  3204. priv->ieee_rates = NULL;
  3205. priv->band = IEEE80211_BAND_2GHZ;
  3206. priv->iw_mode = NL80211_IFTYPE_STATION;
  3207. priv->missed_beacon_threshold = IWL_MISSED_BEACON_THRESHOLD_DEF;
  3208. /* initialize force reset */
  3209. priv->force_reset[IWL_RF_RESET].reset_duration =
  3210. IWL_DELAY_NEXT_FORCE_RF_RESET;
  3211. priv->force_reset[IWL_FW_RESET].reset_duration =
  3212. IWL_DELAY_NEXT_FORCE_FW_RELOAD;
  3213. priv->tx_power_user_lmt = IWL_DEFAULT_TX_POWER;
  3214. priv->tx_power_next = IWL_DEFAULT_TX_POWER;
  3215. if (eeprom->version < EEPROM_3945_EEPROM_VERSION) {
  3216. IWL_WARN(priv, "Unsupported EEPROM version: 0x%04X\n",
  3217. eeprom->version);
  3218. ret = -EINVAL;
  3219. goto err;
  3220. }
  3221. ret = iwl_init_channel_map(priv);
  3222. if (ret) {
  3223. IWL_ERR(priv, "initializing regulatory failed: %d\n", ret);
  3224. goto err;
  3225. }
  3226. /* Set up txpower settings in driver for all channels */
  3227. if (iwl3945_txpower_set_from_eeprom(priv)) {
  3228. ret = -EIO;
  3229. goto err_free_channel_map;
  3230. }
  3231. ret = iwlcore_init_geos(priv);
  3232. if (ret) {
  3233. IWL_ERR(priv, "initializing geos failed: %d\n", ret);
  3234. goto err_free_channel_map;
  3235. }
  3236. iwl3945_init_hw_rates(priv, priv->ieee_rates);
  3237. return 0;
  3238. err_free_channel_map:
  3239. iwl_free_channel_map(priv);
  3240. err:
  3241. return ret;
  3242. }
  3243. #define IWL3945_MAX_PROBE_REQUEST 200
  3244. static int iwl3945_setup_mac(struct iwl_priv *priv)
  3245. {
  3246. int ret;
  3247. struct ieee80211_hw *hw = priv->hw;
  3248. hw->rate_control_algorithm = "iwl-3945-rs";
  3249. hw->sta_data_size = sizeof(struct iwl3945_sta_priv);
  3250. hw->vif_data_size = sizeof(struct iwl_vif_priv);
  3251. /* Tell mac80211 our characteristics */
  3252. hw->flags = IEEE80211_HW_SIGNAL_DBM |
  3253. IEEE80211_HW_SPECTRUM_MGMT;
  3254. if (!priv->cfg->base_params->broken_powersave)
  3255. hw->flags |= IEEE80211_HW_SUPPORTS_PS |
  3256. IEEE80211_HW_SUPPORTS_DYNAMIC_PS;
  3257. hw->wiphy->interface_modes =
  3258. priv->contexts[IWL_RXON_CTX_BSS].interface_modes;
  3259. hw->wiphy->flags |= WIPHY_FLAG_CUSTOM_REGULATORY |
  3260. WIPHY_FLAG_DISABLE_BEACON_HINTS |
  3261. WIPHY_FLAG_IBSS_RSN;
  3262. hw->wiphy->max_scan_ssids = PROBE_OPTION_MAX_3945;
  3263. /* we create the 802.11 header and a zero-length SSID element */
  3264. hw->wiphy->max_scan_ie_len = IWL3945_MAX_PROBE_REQUEST - 24 - 2;
  3265. /* Default value; 4 EDCA QOS priorities */
  3266. hw->queues = 4;
  3267. if (priv->bands[IEEE80211_BAND_2GHZ].n_channels)
  3268. priv->hw->wiphy->bands[IEEE80211_BAND_2GHZ] =
  3269. &priv->bands[IEEE80211_BAND_2GHZ];
  3270. if (priv->bands[IEEE80211_BAND_5GHZ].n_channels)
  3271. priv->hw->wiphy->bands[IEEE80211_BAND_5GHZ] =
  3272. &priv->bands[IEEE80211_BAND_5GHZ];
  3273. iwl_leds_init(priv);
  3274. ret = ieee80211_register_hw(priv->hw);
  3275. if (ret) {
  3276. IWL_ERR(priv, "Failed to register hw (error %d)\n", ret);
  3277. return ret;
  3278. }
  3279. priv->mac80211_registered = 1;
  3280. return 0;
  3281. }
  3282. static int iwl3945_pci_probe(struct pci_dev *pdev, const struct pci_device_id *ent)
  3283. {
  3284. int err = 0, i;
  3285. struct iwl_priv *priv;
  3286. struct ieee80211_hw *hw;
  3287. struct iwl_cfg *cfg = (struct iwl_cfg *)(ent->driver_data);
  3288. struct iwl3945_eeprom *eeprom;
  3289. unsigned long flags;
  3290. /***********************
  3291. * 1. Allocating HW data
  3292. * ********************/
  3293. /* mac80211 allocates memory for this device instance, including
  3294. * space for this driver's private structure */
  3295. hw = iwl_alloc_all(cfg);
  3296. if (hw == NULL) {
  3297. pr_err("Can not allocate network device\n");
  3298. err = -ENOMEM;
  3299. goto out;
  3300. }
  3301. priv = hw->priv;
  3302. SET_IEEE80211_DEV(hw, &pdev->dev);
  3303. priv->cmd_queue = IWL39_CMD_QUEUE_NUM;
  3304. /* 3945 has only one valid context */
  3305. priv->valid_contexts = BIT(IWL_RXON_CTX_BSS);
  3306. for (i = 0; i < NUM_IWL_RXON_CTX; i++)
  3307. priv->contexts[i].ctxid = i;
  3308. priv->contexts[IWL_RXON_CTX_BSS].rxon_cmd = REPLY_RXON;
  3309. priv->contexts[IWL_RXON_CTX_BSS].rxon_timing_cmd = REPLY_RXON_TIMING;
  3310. priv->contexts[IWL_RXON_CTX_BSS].rxon_assoc_cmd = REPLY_RXON_ASSOC;
  3311. priv->contexts[IWL_RXON_CTX_BSS].qos_cmd = REPLY_QOS_PARAM;
  3312. priv->contexts[IWL_RXON_CTX_BSS].ap_sta_id = IWL_AP_ID;
  3313. priv->contexts[IWL_RXON_CTX_BSS].wep_key_cmd = REPLY_WEPKEY;
  3314. priv->contexts[IWL_RXON_CTX_BSS].interface_modes =
  3315. BIT(NL80211_IFTYPE_STATION) |
  3316. BIT(NL80211_IFTYPE_ADHOC);
  3317. priv->contexts[IWL_RXON_CTX_BSS].ibss_devtype = RXON_DEV_TYPE_IBSS;
  3318. priv->contexts[IWL_RXON_CTX_BSS].station_devtype = RXON_DEV_TYPE_ESS;
  3319. priv->contexts[IWL_RXON_CTX_BSS].unused_devtype = RXON_DEV_TYPE_ESS;
  3320. /*
  3321. * Disabling hardware scan means that mac80211 will perform scans
  3322. * "the hard way", rather than using device's scan.
  3323. */
  3324. if (iwl3945_mod_params.disable_hw_scan) {
  3325. dev_printk(KERN_DEBUG, &(pdev->dev),
  3326. "sw scan support is deprecated\n");
  3327. iwl3945_hw_ops.hw_scan = NULL;
  3328. }
  3329. IWL_DEBUG_INFO(priv, "*** LOAD DRIVER ***\n");
  3330. priv->cfg = cfg;
  3331. priv->pci_dev = pdev;
  3332. priv->inta_mask = CSR_INI_SET_MASK;
  3333. if (iwl_alloc_traffic_mem(priv))
  3334. IWL_ERR(priv, "Not enough memory to generate traffic log\n");
  3335. /***************************
  3336. * 2. Initializing PCI bus
  3337. * *************************/
  3338. pci_disable_link_state(pdev, PCIE_LINK_STATE_L0S | PCIE_LINK_STATE_L1 |
  3339. PCIE_LINK_STATE_CLKPM);
  3340. if (pci_enable_device(pdev)) {
  3341. err = -ENODEV;
  3342. goto out_ieee80211_free_hw;
  3343. }
  3344. pci_set_master(pdev);
  3345. err = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
  3346. if (!err)
  3347. err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(32));
  3348. if (err) {
  3349. IWL_WARN(priv, "No suitable DMA available.\n");
  3350. goto out_pci_disable_device;
  3351. }
  3352. pci_set_drvdata(pdev, priv);
  3353. err = pci_request_regions(pdev, DRV_NAME);
  3354. if (err)
  3355. goto out_pci_disable_device;
  3356. /***********************
  3357. * 3. Read REV Register
  3358. * ********************/
  3359. priv->hw_base = pci_iomap(pdev, 0, 0);
  3360. if (!priv->hw_base) {
  3361. err = -ENODEV;
  3362. goto out_pci_release_regions;
  3363. }
  3364. IWL_DEBUG_INFO(priv, "pci_resource_len = 0x%08llx\n",
  3365. (unsigned long long) pci_resource_len(pdev, 0));
  3366. IWL_DEBUG_INFO(priv, "pci_resource_base = %p\n", priv->hw_base);
  3367. /* We disable the RETRY_TIMEOUT register (0x41) to keep
  3368. * PCI Tx retries from interfering with C3 CPU state */
  3369. pci_write_config_byte(pdev, 0x41, 0x00);
  3370. /* these spin locks will be used in apm_ops.init and EEPROM access
  3371. * we should init now
  3372. */
  3373. spin_lock_init(&priv->reg_lock);
  3374. spin_lock_init(&priv->lock);
  3375. /*
  3376. * stop and reset the on-board processor just in case it is in a
  3377. * strange state ... like being left stranded by a primary kernel
  3378. * and this is now the kdump kernel trying to start up
  3379. */
  3380. iwl_write32(priv, CSR_RESET, CSR_RESET_REG_FLAG_NEVO_RESET);
  3381. /***********************
  3382. * 4. Read EEPROM
  3383. * ********************/
  3384. /* Read the EEPROM */
  3385. err = iwl_eeprom_init(priv);
  3386. if (err) {
  3387. IWL_ERR(priv, "Unable to init EEPROM\n");
  3388. goto out_iounmap;
  3389. }
  3390. /* MAC Address location in EEPROM same for 3945/4965 */
  3391. eeprom = (struct iwl3945_eeprom *)priv->eeprom;
  3392. IWL_DEBUG_INFO(priv, "MAC address: %pM\n", eeprom->mac_address);
  3393. SET_IEEE80211_PERM_ADDR(priv->hw, eeprom->mac_address);
  3394. /***********************
  3395. * 5. Setup HW Constants
  3396. * ********************/
  3397. /* Device-specific setup */
  3398. if (iwl3945_hw_set_hw_params(priv)) {
  3399. IWL_ERR(priv, "failed to set hw settings\n");
  3400. goto out_eeprom_free;
  3401. }
  3402. /***********************
  3403. * 6. Setup priv
  3404. * ********************/
  3405. err = iwl3945_init_drv(priv);
  3406. if (err) {
  3407. IWL_ERR(priv, "initializing driver failed\n");
  3408. goto out_unset_hw_params;
  3409. }
  3410. IWL_INFO(priv, "Detected Intel Wireless WiFi Link %s\n",
  3411. priv->cfg->name);
  3412. /***********************
  3413. * 7. Setup Services
  3414. * ********************/
  3415. spin_lock_irqsave(&priv->lock, flags);
  3416. iwl_disable_interrupts(priv);
  3417. spin_unlock_irqrestore(&priv->lock, flags);
  3418. pci_enable_msi(priv->pci_dev);
  3419. err = request_irq(priv->pci_dev->irq, priv->cfg->ops->lib->isr_ops.isr,
  3420. IRQF_SHARED, DRV_NAME, priv);
  3421. if (err) {
  3422. IWL_ERR(priv, "Error allocating IRQ %d\n", priv->pci_dev->irq);
  3423. goto out_disable_msi;
  3424. }
  3425. err = sysfs_create_group(&pdev->dev.kobj, &iwl3945_attribute_group);
  3426. if (err) {
  3427. IWL_ERR(priv, "failed to create sysfs device attributes\n");
  3428. goto out_release_irq;
  3429. }
  3430. iwl_set_rxon_channel(priv,
  3431. &priv->bands[IEEE80211_BAND_2GHZ].channels[5],
  3432. &priv->contexts[IWL_RXON_CTX_BSS]);
  3433. iwl3945_setup_deferred_work(priv);
  3434. iwl3945_setup_rx_handlers(priv);
  3435. iwl_power_initialize(priv);
  3436. /*********************************
  3437. * 8. Setup and Register mac80211
  3438. * *******************************/
  3439. iwl_enable_interrupts(priv);
  3440. err = iwl3945_setup_mac(priv);
  3441. if (err)
  3442. goto out_remove_sysfs;
  3443. err = iwl_dbgfs_register(priv, DRV_NAME);
  3444. if (err)
  3445. IWL_ERR(priv, "failed to create debugfs files. Ignoring error: %d\n", err);
  3446. /* Start monitoring the killswitch */
  3447. queue_delayed_work(priv->workqueue, &priv->_3945.rfkill_poll,
  3448. 2 * HZ);
  3449. return 0;
  3450. out_remove_sysfs:
  3451. destroy_workqueue(priv->workqueue);
  3452. priv->workqueue = NULL;
  3453. sysfs_remove_group(&pdev->dev.kobj, &iwl3945_attribute_group);
  3454. out_release_irq:
  3455. free_irq(priv->pci_dev->irq, priv);
  3456. out_disable_msi:
  3457. pci_disable_msi(priv->pci_dev);
  3458. iwlcore_free_geos(priv);
  3459. iwl_free_channel_map(priv);
  3460. out_unset_hw_params:
  3461. iwl3945_unset_hw_params(priv);
  3462. out_eeprom_free:
  3463. iwl_eeprom_free(priv);
  3464. out_iounmap:
  3465. pci_iounmap(pdev, priv->hw_base);
  3466. out_pci_release_regions:
  3467. pci_release_regions(pdev);
  3468. out_pci_disable_device:
  3469. pci_set_drvdata(pdev, NULL);
  3470. pci_disable_device(pdev);
  3471. out_ieee80211_free_hw:
  3472. iwl_free_traffic_mem(priv);
  3473. ieee80211_free_hw(priv->hw);
  3474. out:
  3475. return err;
  3476. }
  3477. static void __devexit iwl3945_pci_remove(struct pci_dev *pdev)
  3478. {
  3479. struct iwl_priv *priv = pci_get_drvdata(pdev);
  3480. unsigned long flags;
  3481. if (!priv)
  3482. return;
  3483. IWL_DEBUG_INFO(priv, "*** UNLOAD DRIVER ***\n");
  3484. iwl_dbgfs_unregister(priv);
  3485. set_bit(STATUS_EXIT_PENDING, &priv->status);
  3486. iwl_leds_exit(priv);
  3487. if (priv->mac80211_registered) {
  3488. ieee80211_unregister_hw(priv->hw);
  3489. priv->mac80211_registered = 0;
  3490. } else {
  3491. iwl3945_down(priv);
  3492. }
  3493. /*
  3494. * Make sure device is reset to low power before unloading driver.
  3495. * This may be redundant with iwl_down(), but there are paths to
  3496. * run iwl_down() without calling apm_ops.stop(), and there are
  3497. * paths to avoid running iwl_down() at all before leaving driver.
  3498. * This (inexpensive) call *makes sure* device is reset.
  3499. */
  3500. iwl_apm_stop(priv);
  3501. /* make sure we flush any pending irq or
  3502. * tasklet for the driver
  3503. */
  3504. spin_lock_irqsave(&priv->lock, flags);
  3505. iwl_disable_interrupts(priv);
  3506. spin_unlock_irqrestore(&priv->lock, flags);
  3507. iwl_synchronize_irq(priv);
  3508. sysfs_remove_group(&pdev->dev.kobj, &iwl3945_attribute_group);
  3509. cancel_delayed_work_sync(&priv->_3945.rfkill_poll);
  3510. iwl3945_dealloc_ucode_pci(priv);
  3511. if (priv->rxq.bd)
  3512. iwl3945_rx_queue_free(priv, &priv->rxq);
  3513. iwl3945_hw_txq_ctx_free(priv);
  3514. iwl3945_unset_hw_params(priv);
  3515. /*netif_stop_queue(dev); */
  3516. flush_workqueue(priv->workqueue);
  3517. /* ieee80211_unregister_hw calls iwl3945_mac_stop, which flushes
  3518. * priv->workqueue... so we can't take down the workqueue
  3519. * until now... */
  3520. destroy_workqueue(priv->workqueue);
  3521. priv->workqueue = NULL;
  3522. iwl_free_traffic_mem(priv);
  3523. free_irq(pdev->irq, priv);
  3524. pci_disable_msi(pdev);
  3525. pci_iounmap(pdev, priv->hw_base);
  3526. pci_release_regions(pdev);
  3527. pci_disable_device(pdev);
  3528. pci_set_drvdata(pdev, NULL);
  3529. iwl_free_channel_map(priv);
  3530. iwlcore_free_geos(priv);
  3531. kfree(priv->scan_cmd);
  3532. if (priv->beacon_skb)
  3533. dev_kfree_skb(priv->beacon_skb);
  3534. ieee80211_free_hw(priv->hw);
  3535. }
  3536. /*****************************************************************************
  3537. *
  3538. * driver and module entry point
  3539. *
  3540. *****************************************************************************/
  3541. static struct pci_driver iwl3945_driver = {
  3542. .name = DRV_NAME,
  3543. .id_table = iwl3945_hw_card_ids,
  3544. .probe = iwl3945_pci_probe,
  3545. .remove = __devexit_p(iwl3945_pci_remove),
  3546. .driver.pm = IWL_PM_OPS,
  3547. };
  3548. static int __init iwl3945_init(void)
  3549. {
  3550. int ret;
  3551. pr_info(DRV_DESCRIPTION ", " DRV_VERSION "\n");
  3552. pr_info(DRV_COPYRIGHT "\n");
  3553. ret = iwl3945_rate_control_register();
  3554. if (ret) {
  3555. pr_err("Unable to register rate control algorithm: %d\n", ret);
  3556. return ret;
  3557. }
  3558. ret = pci_register_driver(&iwl3945_driver);
  3559. if (ret) {
  3560. pr_err("Unable to initialize PCI module\n");
  3561. goto error_register;
  3562. }
  3563. return ret;
  3564. error_register:
  3565. iwl3945_rate_control_unregister();
  3566. return ret;
  3567. }
  3568. static void __exit iwl3945_exit(void)
  3569. {
  3570. pci_unregister_driver(&iwl3945_driver);
  3571. iwl3945_rate_control_unregister();
  3572. }
  3573. MODULE_FIRMWARE(IWL3945_MODULE_FIRMWARE(IWL3945_UCODE_API_MAX));
  3574. module_param_named(antenna, iwl3945_mod_params.antenna, int, S_IRUGO);
  3575. MODULE_PARM_DESC(antenna, "select antenna (1=Main, 2=Aux, default 0 [both])");
  3576. module_param_named(swcrypto, iwl3945_mod_params.sw_crypto, int, S_IRUGO);
  3577. MODULE_PARM_DESC(swcrypto,
  3578. "using software crypto (default 1 [software])\n");
  3579. #ifdef CONFIG_IWLWIFI_DEBUG
  3580. module_param_named(debug, iwl_debug_level, uint, S_IRUGO | S_IWUSR);
  3581. MODULE_PARM_DESC(debug, "debug output mask");
  3582. #endif
  3583. module_param_named(disable_hw_scan, iwl3945_mod_params.disable_hw_scan,
  3584. int, S_IRUGO);
  3585. MODULE_PARM_DESC(disable_hw_scan,
  3586. "disable hardware scanning (default 0) (deprecated)");
  3587. module_param_named(fw_restart3945, iwl3945_mod_params.restart_fw, int, S_IRUGO);
  3588. MODULE_PARM_DESC(fw_restart3945, "restart firmware in case of error");
  3589. module_exit(iwl3945_exit);
  3590. module_init(iwl3945_init);