mdio_10g.c 9.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345
  1. /****************************************************************************
  2. * Driver for Solarflare Solarstorm network controllers and boards
  3. * Copyright 2006-2009 Solarflare Communications Inc.
  4. *
  5. * This program is free software; you can redistribute it and/or modify it
  6. * under the terms of the GNU General Public License version 2 as published
  7. * by the Free Software Foundation, incorporated herein by reference.
  8. */
  9. /*
  10. * Useful functions for working with MDIO clause 45 PHYs
  11. */
  12. #include <linux/types.h>
  13. #include <linux/ethtool.h>
  14. #include <linux/delay.h>
  15. #include "net_driver.h"
  16. #include "mdio_10g.h"
  17. #include "workarounds.h"
  18. unsigned efx_mdio_id_oui(u32 id)
  19. {
  20. unsigned oui = 0;
  21. int i;
  22. /* The bits of the OUI are designated a..x, with a=0 and b variable.
  23. * In the id register c is the MSB but the OUI is conventionally
  24. * written as bytes h..a, p..i, x..q. Reorder the bits accordingly. */
  25. for (i = 0; i < 22; ++i)
  26. if (id & (1 << (i + 10)))
  27. oui |= 1 << (i ^ 7);
  28. return oui;
  29. }
  30. int efx_mdio_reset_mmd(struct efx_nic *port, int mmd,
  31. int spins, int spintime)
  32. {
  33. u32 ctrl;
  34. /* Catch callers passing values in the wrong units (or just silly) */
  35. EFX_BUG_ON_PARANOID(spins * spintime >= 5000);
  36. efx_mdio_write(port, mmd, MDIO_CTRL1, MDIO_CTRL1_RESET);
  37. /* Wait for the reset bit to clear. */
  38. do {
  39. msleep(spintime);
  40. ctrl = efx_mdio_read(port, mmd, MDIO_CTRL1);
  41. spins--;
  42. } while (spins && (ctrl & MDIO_CTRL1_RESET));
  43. return spins ? spins : -ETIMEDOUT;
  44. }
  45. static int efx_mdio_check_mmd(struct efx_nic *efx, int mmd, int fault_fatal)
  46. {
  47. int status;
  48. if (LOOPBACK_INTERNAL(efx))
  49. return 0;
  50. if (mmd != MDIO_MMD_AN) {
  51. /* Read MMD STATUS2 to check it is responding. */
  52. status = efx_mdio_read(efx, mmd, MDIO_STAT2);
  53. if ((status & MDIO_STAT2_DEVPRST) != MDIO_STAT2_DEVPRST_VAL) {
  54. netif_err(efx, hw, efx->net_dev,
  55. "PHY MMD %d not responding.\n", mmd);
  56. return -EIO;
  57. }
  58. }
  59. /* Read MMD STATUS 1 to check for fault. */
  60. status = efx_mdio_read(efx, mmd, MDIO_STAT1);
  61. if (status & MDIO_STAT1_FAULT) {
  62. if (fault_fatal) {
  63. netif_err(efx, hw, efx->net_dev,
  64. "PHY MMD %d reporting fatal"
  65. " fault: status %x\n", mmd, status);
  66. return -EIO;
  67. } else {
  68. netif_dbg(efx, hw, efx->net_dev,
  69. "PHY MMD %d reporting status"
  70. " %x (expected)\n", mmd, status);
  71. }
  72. }
  73. return 0;
  74. }
  75. /* This ought to be ridiculous overkill. We expect it to fail rarely */
  76. #define MDIO45_RESET_TIME 1000 /* ms */
  77. #define MDIO45_RESET_ITERS 100
  78. int efx_mdio_wait_reset_mmds(struct efx_nic *efx, unsigned int mmd_mask)
  79. {
  80. const int spintime = MDIO45_RESET_TIME / MDIO45_RESET_ITERS;
  81. int tries = MDIO45_RESET_ITERS;
  82. int rc = 0;
  83. int in_reset;
  84. while (tries) {
  85. int mask = mmd_mask;
  86. int mmd = 0;
  87. int stat;
  88. in_reset = 0;
  89. while (mask) {
  90. if (mask & 1) {
  91. stat = efx_mdio_read(efx, mmd, MDIO_CTRL1);
  92. if (stat < 0) {
  93. netif_err(efx, hw, efx->net_dev,
  94. "failed to read status of"
  95. " MMD %d\n", mmd);
  96. return -EIO;
  97. }
  98. if (stat & MDIO_CTRL1_RESET)
  99. in_reset |= (1 << mmd);
  100. }
  101. mask = mask >> 1;
  102. mmd++;
  103. }
  104. if (!in_reset)
  105. break;
  106. tries--;
  107. msleep(spintime);
  108. }
  109. if (in_reset != 0) {
  110. netif_err(efx, hw, efx->net_dev,
  111. "not all MMDs came out of reset in time."
  112. " MMDs still in reset: %x\n", in_reset);
  113. rc = -ETIMEDOUT;
  114. }
  115. return rc;
  116. }
  117. int efx_mdio_check_mmds(struct efx_nic *efx,
  118. unsigned int mmd_mask, unsigned int fatal_mask)
  119. {
  120. int mmd = 0, probe_mmd, devs1, devs2;
  121. u32 devices;
  122. /* Historically we have probed the PHYXS to find out what devices are
  123. * present,but that doesn't work so well if the PHYXS isn't expected
  124. * to exist, if so just find the first item in the list supplied. */
  125. probe_mmd = (mmd_mask & MDIO_DEVS_PHYXS) ? MDIO_MMD_PHYXS :
  126. __ffs(mmd_mask);
  127. /* Check all the expected MMDs are present */
  128. devs1 = efx_mdio_read(efx, probe_mmd, MDIO_DEVS1);
  129. devs2 = efx_mdio_read(efx, probe_mmd, MDIO_DEVS2);
  130. if (devs1 < 0 || devs2 < 0) {
  131. netif_err(efx, hw, efx->net_dev,
  132. "failed to read devices present\n");
  133. return -EIO;
  134. }
  135. devices = devs1 | (devs2 << 16);
  136. if ((devices & mmd_mask) != mmd_mask) {
  137. netif_err(efx, hw, efx->net_dev,
  138. "required MMDs not present: got %x, wanted %x\n",
  139. devices, mmd_mask);
  140. return -ENODEV;
  141. }
  142. netif_vdbg(efx, hw, efx->net_dev, "Devices present: %x\n", devices);
  143. /* Check all required MMDs are responding and happy. */
  144. while (mmd_mask) {
  145. if (mmd_mask & 1) {
  146. int fault_fatal = fatal_mask & 1;
  147. if (efx_mdio_check_mmd(efx, mmd, fault_fatal))
  148. return -EIO;
  149. }
  150. mmd_mask = mmd_mask >> 1;
  151. fatal_mask = fatal_mask >> 1;
  152. mmd++;
  153. }
  154. return 0;
  155. }
  156. bool efx_mdio_links_ok(struct efx_nic *efx, unsigned int mmd_mask)
  157. {
  158. /* If the port is in loopback, then we should only consider a subset
  159. * of mmd's */
  160. if (LOOPBACK_INTERNAL(efx))
  161. return true;
  162. else if (LOOPBACK_MASK(efx) & LOOPBACKS_WS)
  163. return false;
  164. else if (efx_phy_mode_disabled(efx->phy_mode))
  165. return false;
  166. else if (efx->loopback_mode == LOOPBACK_PHYXS)
  167. mmd_mask &= ~(MDIO_DEVS_PHYXS |
  168. MDIO_DEVS_PCS |
  169. MDIO_DEVS_PMAPMD |
  170. MDIO_DEVS_AN);
  171. else if (efx->loopback_mode == LOOPBACK_PCS)
  172. mmd_mask &= ~(MDIO_DEVS_PCS |
  173. MDIO_DEVS_PMAPMD |
  174. MDIO_DEVS_AN);
  175. else if (efx->loopback_mode == LOOPBACK_PMAPMD)
  176. mmd_mask &= ~(MDIO_DEVS_PMAPMD |
  177. MDIO_DEVS_AN);
  178. return mdio45_links_ok(&efx->mdio, mmd_mask);
  179. }
  180. void efx_mdio_transmit_disable(struct efx_nic *efx)
  181. {
  182. efx_mdio_set_flag(efx, MDIO_MMD_PMAPMD,
  183. MDIO_PMA_TXDIS, MDIO_PMD_TXDIS_GLOBAL,
  184. efx->phy_mode & PHY_MODE_TX_DISABLED);
  185. }
  186. void efx_mdio_phy_reconfigure(struct efx_nic *efx)
  187. {
  188. efx_mdio_set_flag(efx, MDIO_MMD_PMAPMD,
  189. MDIO_CTRL1, MDIO_PMA_CTRL1_LOOPBACK,
  190. efx->loopback_mode == LOOPBACK_PMAPMD);
  191. efx_mdio_set_flag(efx, MDIO_MMD_PCS,
  192. MDIO_CTRL1, MDIO_PCS_CTRL1_LOOPBACK,
  193. efx->loopback_mode == LOOPBACK_PCS);
  194. efx_mdio_set_flag(efx, MDIO_MMD_PHYXS,
  195. MDIO_CTRL1, MDIO_PHYXS_CTRL1_LOOPBACK,
  196. efx->loopback_mode == LOOPBACK_PHYXS_WS);
  197. }
  198. static void efx_mdio_set_mmd_lpower(struct efx_nic *efx,
  199. int lpower, int mmd)
  200. {
  201. int stat = efx_mdio_read(efx, mmd, MDIO_STAT1);
  202. netif_vdbg(efx, drv, efx->net_dev, "Setting low power mode for MMD %d to %d\n",
  203. mmd, lpower);
  204. if (stat & MDIO_STAT1_LPOWERABLE) {
  205. efx_mdio_set_flag(efx, mmd, MDIO_CTRL1,
  206. MDIO_CTRL1_LPOWER, lpower);
  207. }
  208. }
  209. void efx_mdio_set_mmds_lpower(struct efx_nic *efx,
  210. int low_power, unsigned int mmd_mask)
  211. {
  212. int mmd = 0;
  213. mmd_mask &= ~MDIO_DEVS_AN;
  214. while (mmd_mask) {
  215. if (mmd_mask & 1)
  216. efx_mdio_set_mmd_lpower(efx, low_power, mmd);
  217. mmd_mask = (mmd_mask >> 1);
  218. mmd++;
  219. }
  220. }
  221. /**
  222. * efx_mdio_set_settings - Set (some of) the PHY settings over MDIO.
  223. * @efx: Efx NIC
  224. * @ecmd: New settings
  225. */
  226. int efx_mdio_set_settings(struct efx_nic *efx, struct ethtool_cmd *ecmd)
  227. {
  228. struct ethtool_cmd prev;
  229. efx->phy_op->get_settings(efx, &prev);
  230. if (ecmd->advertising == prev.advertising &&
  231. ecmd->speed == prev.speed &&
  232. ecmd->duplex == prev.duplex &&
  233. ecmd->port == prev.port &&
  234. ecmd->autoneg == prev.autoneg)
  235. return 0;
  236. /* We can only change these settings for -T PHYs */
  237. if (prev.port != PORT_TP || ecmd->port != PORT_TP)
  238. return -EINVAL;
  239. /* Check that PHY supports these settings */
  240. if (!ecmd->autoneg ||
  241. (ecmd->advertising | SUPPORTED_Autoneg) & ~prev.supported)
  242. return -EINVAL;
  243. efx_link_set_advertising(efx, ecmd->advertising | ADVERTISED_Autoneg);
  244. efx_mdio_an_reconfigure(efx);
  245. return 0;
  246. }
  247. /**
  248. * efx_mdio_an_reconfigure - Push advertising flags and restart autonegotiation
  249. * @efx: Efx NIC
  250. */
  251. void efx_mdio_an_reconfigure(struct efx_nic *efx)
  252. {
  253. int reg;
  254. WARN_ON(!(efx->mdio.mmds & MDIO_DEVS_AN));
  255. /* Set up the base page */
  256. reg = ADVERTISE_CSMA | ADVERTISE_RESV;
  257. if (efx->link_advertising & ADVERTISED_Pause)
  258. reg |= ADVERTISE_PAUSE_CAP;
  259. if (efx->link_advertising & ADVERTISED_Asym_Pause)
  260. reg |= ADVERTISE_PAUSE_ASYM;
  261. efx_mdio_write(efx, MDIO_MMD_AN, MDIO_AN_ADVERTISE, reg);
  262. /* Set up the (extended) next page */
  263. efx->phy_op->set_npage_adv(efx, efx->link_advertising);
  264. /* Enable and restart AN */
  265. reg = efx_mdio_read(efx, MDIO_MMD_AN, MDIO_CTRL1);
  266. reg |= MDIO_AN_CTRL1_ENABLE | MDIO_AN_CTRL1_RESTART | MDIO_AN_CTRL1_XNP;
  267. efx_mdio_write(efx, MDIO_MMD_AN, MDIO_CTRL1, reg);
  268. }
  269. enum efx_fc_type efx_mdio_get_pause(struct efx_nic *efx)
  270. {
  271. BUILD_BUG_ON(EFX_FC_AUTO & (EFX_FC_RX | EFX_FC_TX));
  272. if (!(efx->wanted_fc & EFX_FC_AUTO))
  273. return efx->wanted_fc;
  274. WARN_ON(!(efx->mdio.mmds & MDIO_DEVS_AN));
  275. return mii_resolve_flowctrl_fdx(
  276. mii_advertise_flowctrl(efx->wanted_fc),
  277. efx_mdio_read(efx, MDIO_MMD_AN, MDIO_AN_LPA));
  278. }
  279. int efx_mdio_test_alive(struct efx_nic *efx)
  280. {
  281. int rc;
  282. int devad = __ffs(efx->mdio.mmds);
  283. u16 physid1, physid2;
  284. mutex_lock(&efx->mac_lock);
  285. physid1 = efx_mdio_read(efx, devad, MDIO_DEVID1);
  286. physid2 = efx_mdio_read(efx, devad, MDIO_DEVID2);
  287. if ((physid1 == 0x0000) || (physid1 == 0xffff) ||
  288. (physid2 == 0x0000) || (physid2 == 0xffff)) {
  289. netif_err(efx, hw, efx->net_dev,
  290. "no MDIO PHY present with ID %d\n", efx->mdio.prtad);
  291. rc = -EINVAL;
  292. } else {
  293. rc = efx_mdio_check_mmds(efx, efx->mdio.mmds, 0);
  294. }
  295. mutex_unlock(&efx->mac_lock);
  296. return rc;
  297. }