main.c 58 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065206620672068206920702071207220732074207520762077207820792080208120822083208420852086208720882089209020912092209320942095209620972098209921002101210221032104210521062107210821092110211121122113211421152116211721182119212021212122212321242125212621272128212921302131213221332134213521362137213821392140214121422143214421452146214721482149215021512152215321542155215621572158215921602161216221632164216521662167216821692170217121722173217421752176217721782179218021812182218321842185218621872188218921902191219221932194219521962197219821992200220122022203220422052206220722082209221022112212221322142215221622172218221922202221222222232224222522262227222822292230223122322233223422352236223722382239224022412242224322442245224622472248224922502251225222532254225522562257225822592260226122622263226422652266226722682269227022712272227322742275227622772278227922802281228222832284228522862287228822892290229122922293229422952296229722982299230023012302230323042305230623072308230923102311231223132314231523162317231823192320232123222323232423252326232723282329233023312332233323342335233623372338
  1. /*
  2. * Copyright (c) 2008-2009 Atheros Communications Inc.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for any
  5. * purpose with or without fee is hereby granted, provided that the above
  6. * copyright notice and this permission notice appear in all copies.
  7. *
  8. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
  9. * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
  10. * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
  11. * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
  12. * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
  13. * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
  14. * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
  15. */
  16. #include <linux/nl80211.h>
  17. #include "ath9k.h"
  18. #include "btcoex.h"
  19. static void ath_update_txpow(struct ath_softc *sc)
  20. {
  21. struct ath_hw *ah = sc->sc_ah;
  22. if (sc->curtxpow != sc->config.txpowlimit) {
  23. ath9k_hw_set_txpowerlimit(ah, sc->config.txpowlimit, false);
  24. /* read back in case value is clamped */
  25. sc->curtxpow = ath9k_hw_regulatory(ah)->power_limit;
  26. }
  27. }
  28. static u8 parse_mpdudensity(u8 mpdudensity)
  29. {
  30. /*
  31. * 802.11n D2.0 defined values for "Minimum MPDU Start Spacing":
  32. * 0 for no restriction
  33. * 1 for 1/4 us
  34. * 2 for 1/2 us
  35. * 3 for 1 us
  36. * 4 for 2 us
  37. * 5 for 4 us
  38. * 6 for 8 us
  39. * 7 for 16 us
  40. */
  41. switch (mpdudensity) {
  42. case 0:
  43. return 0;
  44. case 1:
  45. case 2:
  46. case 3:
  47. /* Our lower layer calculations limit our precision to
  48. 1 microsecond */
  49. return 1;
  50. case 4:
  51. return 2;
  52. case 5:
  53. return 4;
  54. case 6:
  55. return 8;
  56. case 7:
  57. return 16;
  58. default:
  59. return 0;
  60. }
  61. }
  62. static struct ath9k_channel *ath_get_curchannel(struct ath_softc *sc,
  63. struct ieee80211_hw *hw)
  64. {
  65. struct ieee80211_channel *curchan = hw->conf.channel;
  66. struct ath9k_channel *channel;
  67. u8 chan_idx;
  68. chan_idx = curchan->hw_value;
  69. channel = &sc->sc_ah->channels[chan_idx];
  70. ath9k_update_ichannel(sc, hw, channel);
  71. return channel;
  72. }
  73. bool ath9k_setpower(struct ath_softc *sc, enum ath9k_power_mode mode)
  74. {
  75. unsigned long flags;
  76. bool ret;
  77. spin_lock_irqsave(&sc->sc_pm_lock, flags);
  78. ret = ath9k_hw_setpower(sc->sc_ah, mode);
  79. spin_unlock_irqrestore(&sc->sc_pm_lock, flags);
  80. return ret;
  81. }
  82. void ath9k_ps_wakeup(struct ath_softc *sc)
  83. {
  84. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  85. unsigned long flags;
  86. enum ath9k_power_mode power_mode;
  87. spin_lock_irqsave(&sc->sc_pm_lock, flags);
  88. if (++sc->ps_usecount != 1)
  89. goto unlock;
  90. power_mode = sc->sc_ah->power_mode;
  91. ath9k_hw_setpower(sc->sc_ah, ATH9K_PM_AWAKE);
  92. /*
  93. * While the hardware is asleep, the cycle counters contain no
  94. * useful data. Better clear them now so that they don't mess up
  95. * survey data results.
  96. */
  97. if (power_mode != ATH9K_PM_AWAKE) {
  98. spin_lock(&common->cc_lock);
  99. ath_hw_cycle_counters_update(common);
  100. memset(&common->cc_survey, 0, sizeof(common->cc_survey));
  101. spin_unlock(&common->cc_lock);
  102. }
  103. unlock:
  104. spin_unlock_irqrestore(&sc->sc_pm_lock, flags);
  105. }
  106. void ath9k_ps_restore(struct ath_softc *sc)
  107. {
  108. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  109. unsigned long flags;
  110. spin_lock_irqsave(&sc->sc_pm_lock, flags);
  111. if (--sc->ps_usecount != 0)
  112. goto unlock;
  113. spin_lock(&common->cc_lock);
  114. ath_hw_cycle_counters_update(common);
  115. spin_unlock(&common->cc_lock);
  116. if (sc->ps_idle)
  117. ath9k_hw_setpower(sc->sc_ah, ATH9K_PM_FULL_SLEEP);
  118. else if (sc->ps_enabled &&
  119. !(sc->ps_flags & (PS_WAIT_FOR_BEACON |
  120. PS_WAIT_FOR_CAB |
  121. PS_WAIT_FOR_PSPOLL_DATA |
  122. PS_WAIT_FOR_TX_ACK)))
  123. ath9k_hw_setpower(sc->sc_ah, ATH9K_PM_NETWORK_SLEEP);
  124. unlock:
  125. spin_unlock_irqrestore(&sc->sc_pm_lock, flags);
  126. }
  127. static void ath_start_ani(struct ath_common *common)
  128. {
  129. struct ath_hw *ah = common->ah;
  130. unsigned long timestamp = jiffies_to_msecs(jiffies);
  131. struct ath_softc *sc = (struct ath_softc *) common->priv;
  132. if (!(sc->sc_flags & SC_OP_ANI_RUN))
  133. return;
  134. if (sc->sc_flags & SC_OP_OFFCHANNEL)
  135. return;
  136. common->ani.longcal_timer = timestamp;
  137. common->ani.shortcal_timer = timestamp;
  138. common->ani.checkani_timer = timestamp;
  139. mod_timer(&common->ani.timer,
  140. jiffies +
  141. msecs_to_jiffies((u32)ah->config.ani_poll_interval));
  142. }
  143. static void ath_update_survey_nf(struct ath_softc *sc, int channel)
  144. {
  145. struct ath_hw *ah = sc->sc_ah;
  146. struct ath9k_channel *chan = &ah->channels[channel];
  147. struct survey_info *survey = &sc->survey[channel];
  148. if (chan->noisefloor) {
  149. survey->filled |= SURVEY_INFO_NOISE_DBM;
  150. survey->noise = chan->noisefloor;
  151. }
  152. }
  153. static void ath_update_survey_stats(struct ath_softc *sc)
  154. {
  155. struct ath_hw *ah = sc->sc_ah;
  156. struct ath_common *common = ath9k_hw_common(ah);
  157. int pos = ah->curchan - &ah->channels[0];
  158. struct survey_info *survey = &sc->survey[pos];
  159. struct ath_cycle_counters *cc = &common->cc_survey;
  160. unsigned int div = common->clockrate * 1000;
  161. if (!ah->curchan)
  162. return;
  163. if (ah->power_mode == ATH9K_PM_AWAKE)
  164. ath_hw_cycle_counters_update(common);
  165. if (cc->cycles > 0) {
  166. survey->filled |= SURVEY_INFO_CHANNEL_TIME |
  167. SURVEY_INFO_CHANNEL_TIME_BUSY |
  168. SURVEY_INFO_CHANNEL_TIME_RX |
  169. SURVEY_INFO_CHANNEL_TIME_TX;
  170. survey->channel_time += cc->cycles / div;
  171. survey->channel_time_busy += cc->rx_busy / div;
  172. survey->channel_time_rx += cc->rx_frame / div;
  173. survey->channel_time_tx += cc->tx_frame / div;
  174. }
  175. memset(cc, 0, sizeof(*cc));
  176. ath_update_survey_nf(sc, pos);
  177. }
  178. /*
  179. * Set/change channels. If the channel is really being changed, it's done
  180. * by reseting the chip. To accomplish this we must first cleanup any pending
  181. * DMA, then restart stuff.
  182. */
  183. int ath_set_channel(struct ath_softc *sc, struct ieee80211_hw *hw,
  184. struct ath9k_channel *hchan)
  185. {
  186. struct ath_wiphy *aphy = hw->priv;
  187. struct ath_hw *ah = sc->sc_ah;
  188. struct ath_common *common = ath9k_hw_common(ah);
  189. struct ieee80211_conf *conf = &common->hw->conf;
  190. bool fastcc = true, stopped;
  191. struct ieee80211_channel *channel = hw->conf.channel;
  192. struct ath9k_hw_cal_data *caldata = NULL;
  193. int r;
  194. if (sc->sc_flags & SC_OP_INVALID)
  195. return -EIO;
  196. del_timer_sync(&common->ani.timer);
  197. cancel_work_sync(&sc->paprd_work);
  198. cancel_work_sync(&sc->hw_check_work);
  199. cancel_delayed_work_sync(&sc->tx_complete_work);
  200. ath9k_ps_wakeup(sc);
  201. spin_lock_bh(&sc->sc_pcu_lock);
  202. /*
  203. * This is only performed if the channel settings have
  204. * actually changed.
  205. *
  206. * To switch channels clear any pending DMA operations;
  207. * wait long enough for the RX fifo to drain, reset the
  208. * hardware at the new frequency, and then re-enable
  209. * the relevant bits of the h/w.
  210. */
  211. ath9k_hw_disable_interrupts(ah);
  212. stopped = ath_drain_all_txq(sc, false);
  213. if (!ath_stoprecv(sc))
  214. stopped = false;
  215. if (!ath9k_hw_check_alive(ah))
  216. stopped = false;
  217. /* XXX: do not flush receive queue here. We don't want
  218. * to flush data frames already in queue because of
  219. * changing channel. */
  220. if (!stopped || !(sc->sc_flags & SC_OP_OFFCHANNEL))
  221. fastcc = false;
  222. if (!(sc->sc_flags & SC_OP_OFFCHANNEL))
  223. caldata = &aphy->caldata;
  224. ath_dbg(common, ATH_DBG_CONFIG,
  225. "(%u MHz) -> (%u MHz), conf_is_ht40: %d fastcc: %d\n",
  226. sc->sc_ah->curchan->channel,
  227. channel->center_freq, conf_is_ht40(conf),
  228. fastcc);
  229. r = ath9k_hw_reset(ah, hchan, caldata, fastcc);
  230. if (r) {
  231. ath_err(common,
  232. "Unable to reset channel (%u MHz), reset status %d\n",
  233. channel->center_freq, r);
  234. goto ps_restore;
  235. }
  236. if (ath_startrecv(sc) != 0) {
  237. ath_err(common, "Unable to restart recv logic\n");
  238. r = -EIO;
  239. goto ps_restore;
  240. }
  241. ath_update_txpow(sc);
  242. ath9k_hw_set_interrupts(ah, ah->imask);
  243. if (!(sc->sc_flags & (SC_OP_OFFCHANNEL))) {
  244. if (sc->sc_flags & SC_OP_BEACONS)
  245. ath_beacon_config(sc, NULL);
  246. ieee80211_queue_delayed_work(sc->hw, &sc->tx_complete_work, 0);
  247. ath_start_ani(common);
  248. }
  249. ps_restore:
  250. spin_unlock_bh(&sc->sc_pcu_lock);
  251. ath9k_ps_restore(sc);
  252. return r;
  253. }
  254. static void ath_paprd_activate(struct ath_softc *sc)
  255. {
  256. struct ath_hw *ah = sc->sc_ah;
  257. struct ath9k_hw_cal_data *caldata = ah->caldata;
  258. struct ath_common *common = ath9k_hw_common(ah);
  259. int chain;
  260. if (!caldata || !caldata->paprd_done)
  261. return;
  262. ath9k_ps_wakeup(sc);
  263. ar9003_paprd_enable(ah, false);
  264. for (chain = 0; chain < AR9300_MAX_CHAINS; chain++) {
  265. if (!(common->tx_chainmask & BIT(chain)))
  266. continue;
  267. ar9003_paprd_populate_single_table(ah, caldata, chain);
  268. }
  269. ar9003_paprd_enable(ah, true);
  270. ath9k_ps_restore(sc);
  271. }
  272. static bool ath_paprd_send_frame(struct ath_softc *sc, struct sk_buff *skb, int chain)
  273. {
  274. struct ieee80211_hw *hw = sc->hw;
  275. struct ieee80211_tx_info *tx_info = IEEE80211_SKB_CB(skb);
  276. struct ath_tx_control txctl;
  277. int time_left;
  278. memset(&txctl, 0, sizeof(txctl));
  279. txctl.txq = sc->tx.txq_map[WME_AC_BE];
  280. memset(tx_info, 0, sizeof(*tx_info));
  281. tx_info->band = hw->conf.channel->band;
  282. tx_info->flags |= IEEE80211_TX_CTL_NO_ACK;
  283. tx_info->control.rates[0].idx = 0;
  284. tx_info->control.rates[0].count = 1;
  285. tx_info->control.rates[0].flags = IEEE80211_TX_RC_MCS;
  286. tx_info->control.rates[1].idx = -1;
  287. init_completion(&sc->paprd_complete);
  288. sc->paprd_pending = true;
  289. txctl.paprd = BIT(chain);
  290. if (ath_tx_start(hw, skb, &txctl) != 0)
  291. return false;
  292. time_left = wait_for_completion_timeout(&sc->paprd_complete,
  293. msecs_to_jiffies(ATH_PAPRD_TIMEOUT));
  294. sc->paprd_pending = false;
  295. if (!time_left)
  296. ath_dbg(ath9k_hw_common(sc->sc_ah), ATH_DBG_CALIBRATE,
  297. "Timeout waiting for paprd training on TX chain %d\n",
  298. chain);
  299. return !!time_left;
  300. }
  301. void ath_paprd_calibrate(struct work_struct *work)
  302. {
  303. struct ath_softc *sc = container_of(work, struct ath_softc, paprd_work);
  304. struct ieee80211_hw *hw = sc->hw;
  305. struct ath_hw *ah = sc->sc_ah;
  306. struct ieee80211_hdr *hdr;
  307. struct sk_buff *skb = NULL;
  308. struct ath9k_hw_cal_data *caldata = ah->caldata;
  309. struct ath_common *common = ath9k_hw_common(ah);
  310. int ftype;
  311. int chain_ok = 0;
  312. int chain;
  313. int len = 1800;
  314. if (!caldata)
  315. return;
  316. if (ar9003_paprd_init_table(ah) < 0)
  317. return;
  318. skb = alloc_skb(len, GFP_KERNEL);
  319. if (!skb)
  320. return;
  321. skb_put(skb, len);
  322. memset(skb->data, 0, len);
  323. hdr = (struct ieee80211_hdr *)skb->data;
  324. ftype = IEEE80211_FTYPE_DATA | IEEE80211_STYPE_NULLFUNC;
  325. hdr->frame_control = cpu_to_le16(ftype);
  326. hdr->duration_id = cpu_to_le16(10);
  327. memcpy(hdr->addr1, hw->wiphy->perm_addr, ETH_ALEN);
  328. memcpy(hdr->addr2, hw->wiphy->perm_addr, ETH_ALEN);
  329. memcpy(hdr->addr3, hw->wiphy->perm_addr, ETH_ALEN);
  330. ath9k_ps_wakeup(sc);
  331. for (chain = 0; chain < AR9300_MAX_CHAINS; chain++) {
  332. if (!(common->tx_chainmask & BIT(chain)))
  333. continue;
  334. chain_ok = 0;
  335. ath_dbg(common, ATH_DBG_CALIBRATE,
  336. "Sending PAPRD frame for thermal measurement "
  337. "on chain %d\n", chain);
  338. if (!ath_paprd_send_frame(sc, skb, chain))
  339. goto fail_paprd;
  340. ar9003_paprd_setup_gain_table(ah, chain);
  341. ath_dbg(common, ATH_DBG_CALIBRATE,
  342. "Sending PAPRD training frame on chain %d\n", chain);
  343. if (!ath_paprd_send_frame(sc, skb, chain))
  344. goto fail_paprd;
  345. if (!ar9003_paprd_is_done(ah))
  346. break;
  347. if (ar9003_paprd_create_curve(ah, caldata, chain) != 0)
  348. break;
  349. chain_ok = 1;
  350. }
  351. kfree_skb(skb);
  352. if (chain_ok) {
  353. caldata->paprd_done = true;
  354. ath_paprd_activate(sc);
  355. }
  356. fail_paprd:
  357. ath9k_ps_restore(sc);
  358. }
  359. /*
  360. * This routine performs the periodic noise floor calibration function
  361. * that is used to adjust and optimize the chip performance. This
  362. * takes environmental changes (location, temperature) into account.
  363. * When the task is complete, it reschedules itself depending on the
  364. * appropriate interval that was calculated.
  365. */
  366. void ath_ani_calibrate(unsigned long data)
  367. {
  368. struct ath_softc *sc = (struct ath_softc *)data;
  369. struct ath_hw *ah = sc->sc_ah;
  370. struct ath_common *common = ath9k_hw_common(ah);
  371. bool longcal = false;
  372. bool shortcal = false;
  373. bool aniflag = false;
  374. unsigned int timestamp = jiffies_to_msecs(jiffies);
  375. u32 cal_interval, short_cal_interval, long_cal_interval;
  376. unsigned long flags;
  377. if (ah->caldata && ah->caldata->nfcal_interference)
  378. long_cal_interval = ATH_LONG_CALINTERVAL_INT;
  379. else
  380. long_cal_interval = ATH_LONG_CALINTERVAL;
  381. short_cal_interval = (ah->opmode == NL80211_IFTYPE_AP) ?
  382. ATH_AP_SHORT_CALINTERVAL : ATH_STA_SHORT_CALINTERVAL;
  383. /* Only calibrate if awake */
  384. if (sc->sc_ah->power_mode != ATH9K_PM_AWAKE)
  385. goto set_timer;
  386. ath9k_ps_wakeup(sc);
  387. /* Long calibration runs independently of short calibration. */
  388. if ((timestamp - common->ani.longcal_timer) >= long_cal_interval) {
  389. longcal = true;
  390. ath_dbg(common, ATH_DBG_ANI, "longcal @%lu\n", jiffies);
  391. common->ani.longcal_timer = timestamp;
  392. }
  393. /* Short calibration applies only while caldone is false */
  394. if (!common->ani.caldone) {
  395. if ((timestamp - common->ani.shortcal_timer) >= short_cal_interval) {
  396. shortcal = true;
  397. ath_dbg(common, ATH_DBG_ANI,
  398. "shortcal @%lu\n", jiffies);
  399. common->ani.shortcal_timer = timestamp;
  400. common->ani.resetcal_timer = timestamp;
  401. }
  402. } else {
  403. if ((timestamp - common->ani.resetcal_timer) >=
  404. ATH_RESTART_CALINTERVAL) {
  405. common->ani.caldone = ath9k_hw_reset_calvalid(ah);
  406. if (common->ani.caldone)
  407. common->ani.resetcal_timer = timestamp;
  408. }
  409. }
  410. /* Verify whether we must check ANI */
  411. if ((timestamp - common->ani.checkani_timer) >=
  412. ah->config.ani_poll_interval) {
  413. aniflag = true;
  414. common->ani.checkani_timer = timestamp;
  415. }
  416. /* Skip all processing if there's nothing to do. */
  417. if (longcal || shortcal || aniflag) {
  418. /* Call ANI routine if necessary */
  419. if (aniflag) {
  420. spin_lock_irqsave(&common->cc_lock, flags);
  421. ath9k_hw_ani_monitor(ah, ah->curchan);
  422. ath_update_survey_stats(sc);
  423. spin_unlock_irqrestore(&common->cc_lock, flags);
  424. }
  425. /* Perform calibration if necessary */
  426. if (longcal || shortcal) {
  427. common->ani.caldone =
  428. ath9k_hw_calibrate(ah,
  429. ah->curchan,
  430. common->rx_chainmask,
  431. longcal);
  432. }
  433. }
  434. ath9k_ps_restore(sc);
  435. set_timer:
  436. /*
  437. * Set timer interval based on previous results.
  438. * The interval must be the shortest necessary to satisfy ANI,
  439. * short calibration and long calibration.
  440. */
  441. cal_interval = ATH_LONG_CALINTERVAL;
  442. if (sc->sc_ah->config.enable_ani)
  443. cal_interval = min(cal_interval,
  444. (u32)ah->config.ani_poll_interval);
  445. if (!common->ani.caldone)
  446. cal_interval = min(cal_interval, (u32)short_cal_interval);
  447. mod_timer(&common->ani.timer, jiffies + msecs_to_jiffies(cal_interval));
  448. if ((sc->sc_ah->caps.hw_caps & ATH9K_HW_CAP_PAPRD) && ah->caldata) {
  449. if (!ah->caldata->paprd_done)
  450. ieee80211_queue_work(sc->hw, &sc->paprd_work);
  451. else if (!ah->paprd_table_write_done)
  452. ath_paprd_activate(sc);
  453. }
  454. }
  455. static void ath_node_attach(struct ath_softc *sc, struct ieee80211_sta *sta)
  456. {
  457. struct ath_node *an;
  458. struct ath_hw *ah = sc->sc_ah;
  459. an = (struct ath_node *)sta->drv_priv;
  460. #ifdef CONFIG_ATH9K_DEBUGFS
  461. spin_lock(&sc->nodes_lock);
  462. list_add(&an->list, &sc->nodes);
  463. spin_unlock(&sc->nodes_lock);
  464. an->sta = sta;
  465. #endif
  466. if ((ah->caps.hw_caps) & ATH9K_HW_CAP_APM)
  467. sc->sc_flags |= SC_OP_ENABLE_APM;
  468. if (sc->sc_flags & SC_OP_TXAGGR) {
  469. ath_tx_node_init(sc, an);
  470. an->maxampdu = 1 << (IEEE80211_HT_MAX_AMPDU_FACTOR +
  471. sta->ht_cap.ampdu_factor);
  472. an->mpdudensity = parse_mpdudensity(sta->ht_cap.ampdu_density);
  473. }
  474. }
  475. static void ath_node_detach(struct ath_softc *sc, struct ieee80211_sta *sta)
  476. {
  477. struct ath_node *an = (struct ath_node *)sta->drv_priv;
  478. #ifdef CONFIG_ATH9K_DEBUGFS
  479. spin_lock(&sc->nodes_lock);
  480. list_del(&an->list);
  481. spin_unlock(&sc->nodes_lock);
  482. an->sta = NULL;
  483. #endif
  484. if (sc->sc_flags & SC_OP_TXAGGR)
  485. ath_tx_node_cleanup(sc, an);
  486. }
  487. void ath_hw_check(struct work_struct *work)
  488. {
  489. struct ath_softc *sc = container_of(work, struct ath_softc, hw_check_work);
  490. int i;
  491. ath9k_ps_wakeup(sc);
  492. for (i = 0; i < 3; i++) {
  493. if (ath9k_hw_check_alive(sc->sc_ah))
  494. goto out;
  495. msleep(1);
  496. }
  497. ath_reset(sc, true);
  498. out:
  499. ath9k_ps_restore(sc);
  500. }
  501. void ath9k_tasklet(unsigned long data)
  502. {
  503. struct ath_softc *sc = (struct ath_softc *)data;
  504. struct ath_hw *ah = sc->sc_ah;
  505. struct ath_common *common = ath9k_hw_common(ah);
  506. u32 status = sc->intrstatus;
  507. u32 rxmask;
  508. if (status & ATH9K_INT_FATAL) {
  509. ath_reset(sc, true);
  510. return;
  511. }
  512. ath9k_ps_wakeup(sc);
  513. spin_lock(&sc->sc_pcu_lock);
  514. /*
  515. * Only run the baseband hang check if beacons stop working in AP or
  516. * IBSS mode, because it has a high false positive rate. For station
  517. * mode it should not be necessary, since the upper layers will detect
  518. * this through a beacon miss automatically and the following channel
  519. * change will trigger a hardware reset anyway
  520. */
  521. if (ath9k_hw_numtxpending(ah, sc->beacon.beaconq) != 0 &&
  522. !ath9k_hw_check_alive(ah))
  523. ieee80211_queue_work(sc->hw, &sc->hw_check_work);
  524. if (ah->caps.hw_caps & ATH9K_HW_CAP_EDMA)
  525. rxmask = (ATH9K_INT_RXHP | ATH9K_INT_RXLP | ATH9K_INT_RXEOL |
  526. ATH9K_INT_RXORN);
  527. else
  528. rxmask = (ATH9K_INT_RX | ATH9K_INT_RXEOL | ATH9K_INT_RXORN);
  529. if (status & rxmask) {
  530. /* Check for high priority Rx first */
  531. if ((ah->caps.hw_caps & ATH9K_HW_CAP_EDMA) &&
  532. (status & ATH9K_INT_RXHP))
  533. ath_rx_tasklet(sc, 0, true);
  534. ath_rx_tasklet(sc, 0, false);
  535. }
  536. if (status & ATH9K_INT_TX) {
  537. if (ah->caps.hw_caps & ATH9K_HW_CAP_EDMA)
  538. ath_tx_edma_tasklet(sc);
  539. else
  540. ath_tx_tasklet(sc);
  541. }
  542. if ((status & ATH9K_INT_TSFOOR) && sc->ps_enabled) {
  543. /*
  544. * TSF sync does not look correct; remain awake to sync with
  545. * the next Beacon.
  546. */
  547. ath_dbg(common, ATH_DBG_PS,
  548. "TSFOOR - Sync with next Beacon\n");
  549. sc->ps_flags |= PS_WAIT_FOR_BEACON | PS_BEACON_SYNC;
  550. }
  551. if (ah->btcoex_hw.scheme == ATH_BTCOEX_CFG_3WIRE)
  552. if (status & ATH9K_INT_GENTIMER)
  553. ath_gen_timer_isr(sc->sc_ah);
  554. /* re-enable hardware interrupt */
  555. ath9k_hw_enable_interrupts(ah);
  556. spin_unlock(&sc->sc_pcu_lock);
  557. ath9k_ps_restore(sc);
  558. }
  559. irqreturn_t ath_isr(int irq, void *dev)
  560. {
  561. #define SCHED_INTR ( \
  562. ATH9K_INT_FATAL | \
  563. ATH9K_INT_RXORN | \
  564. ATH9K_INT_RXEOL | \
  565. ATH9K_INT_RX | \
  566. ATH9K_INT_RXLP | \
  567. ATH9K_INT_RXHP | \
  568. ATH9K_INT_TX | \
  569. ATH9K_INT_BMISS | \
  570. ATH9K_INT_CST | \
  571. ATH9K_INT_TSFOOR | \
  572. ATH9K_INT_GENTIMER)
  573. struct ath_softc *sc = dev;
  574. struct ath_hw *ah = sc->sc_ah;
  575. struct ath_common *common = ath9k_hw_common(ah);
  576. enum ath9k_int status;
  577. bool sched = false;
  578. /*
  579. * The hardware is not ready/present, don't
  580. * touch anything. Note this can happen early
  581. * on if the IRQ is shared.
  582. */
  583. if (sc->sc_flags & SC_OP_INVALID)
  584. return IRQ_NONE;
  585. /* shared irq, not for us */
  586. if (!ath9k_hw_intrpend(ah))
  587. return IRQ_NONE;
  588. /*
  589. * Figure out the reason(s) for the interrupt. Note
  590. * that the hal returns a pseudo-ISR that may include
  591. * bits we haven't explicitly enabled so we mask the
  592. * value to insure we only process bits we requested.
  593. */
  594. ath9k_hw_getisr(ah, &status); /* NB: clears ISR too */
  595. status &= ah->imask; /* discard unasked-for bits */
  596. /*
  597. * If there are no status bits set, then this interrupt was not
  598. * for me (should have been caught above).
  599. */
  600. if (!status)
  601. return IRQ_NONE;
  602. /* Cache the status */
  603. sc->intrstatus = status;
  604. if (status & SCHED_INTR)
  605. sched = true;
  606. /*
  607. * If a FATAL or RXORN interrupt is received, we have to reset the
  608. * chip immediately.
  609. */
  610. if ((status & ATH9K_INT_FATAL) || ((status & ATH9K_INT_RXORN) &&
  611. !(ah->caps.hw_caps & ATH9K_HW_CAP_EDMA)))
  612. goto chip_reset;
  613. if ((ah->caps.hw_caps & ATH9K_HW_CAP_EDMA) &&
  614. (status & ATH9K_INT_BB_WATCHDOG)) {
  615. spin_lock(&common->cc_lock);
  616. ath_hw_cycle_counters_update(common);
  617. ar9003_hw_bb_watchdog_dbg_info(ah);
  618. spin_unlock(&common->cc_lock);
  619. goto chip_reset;
  620. }
  621. if (status & ATH9K_INT_SWBA)
  622. tasklet_schedule(&sc->bcon_tasklet);
  623. if (status & ATH9K_INT_TXURN)
  624. ath9k_hw_updatetxtriglevel(ah, true);
  625. if (ah->caps.hw_caps & ATH9K_HW_CAP_EDMA) {
  626. if (status & ATH9K_INT_RXEOL) {
  627. ah->imask &= ~(ATH9K_INT_RXEOL | ATH9K_INT_RXORN);
  628. ath9k_hw_set_interrupts(ah, ah->imask);
  629. }
  630. }
  631. if (status & ATH9K_INT_MIB) {
  632. /*
  633. * Disable interrupts until we service the MIB
  634. * interrupt; otherwise it will continue to
  635. * fire.
  636. */
  637. ath9k_hw_disable_interrupts(ah);
  638. /*
  639. * Let the hal handle the event. We assume
  640. * it will clear whatever condition caused
  641. * the interrupt.
  642. */
  643. spin_lock(&common->cc_lock);
  644. ath9k_hw_proc_mib_event(ah);
  645. spin_unlock(&common->cc_lock);
  646. ath9k_hw_enable_interrupts(ah);
  647. }
  648. if (!(ah->caps.hw_caps & ATH9K_HW_CAP_AUTOSLEEP))
  649. if (status & ATH9K_INT_TIM_TIMER) {
  650. if (ATH_DBG_WARN_ON_ONCE(sc->ps_idle))
  651. goto chip_reset;
  652. /* Clear RxAbort bit so that we can
  653. * receive frames */
  654. ath9k_setpower(sc, ATH9K_PM_AWAKE);
  655. ath9k_hw_setrxabort(sc->sc_ah, 0);
  656. sc->ps_flags |= PS_WAIT_FOR_BEACON;
  657. }
  658. chip_reset:
  659. ath_debug_stat_interrupt(sc, status);
  660. if (sched) {
  661. /* turn off every interrupt */
  662. ath9k_hw_disable_interrupts(ah);
  663. tasklet_schedule(&sc->intr_tq);
  664. }
  665. return IRQ_HANDLED;
  666. #undef SCHED_INTR
  667. }
  668. static u32 ath_get_extchanmode(struct ath_softc *sc,
  669. struct ieee80211_channel *chan,
  670. enum nl80211_channel_type channel_type)
  671. {
  672. u32 chanmode = 0;
  673. switch (chan->band) {
  674. case IEEE80211_BAND_2GHZ:
  675. switch(channel_type) {
  676. case NL80211_CHAN_NO_HT:
  677. case NL80211_CHAN_HT20:
  678. chanmode = CHANNEL_G_HT20;
  679. break;
  680. case NL80211_CHAN_HT40PLUS:
  681. chanmode = CHANNEL_G_HT40PLUS;
  682. break;
  683. case NL80211_CHAN_HT40MINUS:
  684. chanmode = CHANNEL_G_HT40MINUS;
  685. break;
  686. }
  687. break;
  688. case IEEE80211_BAND_5GHZ:
  689. switch(channel_type) {
  690. case NL80211_CHAN_NO_HT:
  691. case NL80211_CHAN_HT20:
  692. chanmode = CHANNEL_A_HT20;
  693. break;
  694. case NL80211_CHAN_HT40PLUS:
  695. chanmode = CHANNEL_A_HT40PLUS;
  696. break;
  697. case NL80211_CHAN_HT40MINUS:
  698. chanmode = CHANNEL_A_HT40MINUS;
  699. break;
  700. }
  701. break;
  702. default:
  703. break;
  704. }
  705. return chanmode;
  706. }
  707. static void ath9k_bss_assoc_info(struct ath_softc *sc,
  708. struct ieee80211_hw *hw,
  709. struct ieee80211_vif *vif,
  710. struct ieee80211_bss_conf *bss_conf)
  711. {
  712. struct ath_wiphy *aphy = hw->priv;
  713. struct ath_hw *ah = sc->sc_ah;
  714. struct ath_common *common = ath9k_hw_common(ah);
  715. if (bss_conf->assoc) {
  716. ath_dbg(common, ATH_DBG_CONFIG,
  717. "Bss Info ASSOC %d, bssid: %pM\n",
  718. bss_conf->aid, common->curbssid);
  719. /* New association, store aid */
  720. common->curaid = bss_conf->aid;
  721. ath9k_hw_write_associd(ah);
  722. /*
  723. * Request a re-configuration of Beacon related timers
  724. * on the receipt of the first Beacon frame (i.e.,
  725. * after time sync with the AP).
  726. */
  727. sc->ps_flags |= PS_BEACON_SYNC;
  728. /* Configure the beacon */
  729. ath_beacon_config(sc, vif);
  730. /* Reset rssi stats */
  731. aphy->last_rssi = ATH_RSSI_DUMMY_MARKER;
  732. sc->sc_ah->stats.avgbrssi = ATH_RSSI_DUMMY_MARKER;
  733. sc->sc_flags |= SC_OP_ANI_RUN;
  734. ath_start_ani(common);
  735. } else {
  736. ath_dbg(common, ATH_DBG_CONFIG, "Bss Info DISASSOC\n");
  737. common->curaid = 0;
  738. /* Stop ANI */
  739. sc->sc_flags &= ~SC_OP_ANI_RUN;
  740. del_timer_sync(&common->ani.timer);
  741. }
  742. }
  743. void ath_radio_enable(struct ath_softc *sc, struct ieee80211_hw *hw)
  744. {
  745. struct ath_hw *ah = sc->sc_ah;
  746. struct ath_common *common = ath9k_hw_common(ah);
  747. struct ieee80211_channel *channel = hw->conf.channel;
  748. int r;
  749. ath9k_ps_wakeup(sc);
  750. spin_lock_bh(&sc->sc_pcu_lock);
  751. ath9k_hw_configpcipowersave(ah, 0, 0);
  752. if (!ah->curchan)
  753. ah->curchan = ath_get_curchannel(sc, sc->hw);
  754. r = ath9k_hw_reset(ah, ah->curchan, ah->caldata, false);
  755. if (r) {
  756. ath_err(common,
  757. "Unable to reset channel (%u MHz), reset status %d\n",
  758. channel->center_freq, r);
  759. }
  760. ath_update_txpow(sc);
  761. if (ath_startrecv(sc) != 0) {
  762. ath_err(common, "Unable to restart recv logic\n");
  763. goto out;
  764. }
  765. if (sc->sc_flags & SC_OP_BEACONS)
  766. ath_beacon_config(sc, NULL); /* restart beacons */
  767. /* Re-Enable interrupts */
  768. ath9k_hw_set_interrupts(ah, ah->imask);
  769. /* Enable LED */
  770. ath9k_hw_cfg_output(ah, ah->led_pin,
  771. AR_GPIO_OUTPUT_MUX_AS_OUTPUT);
  772. ath9k_hw_set_gpio(ah, ah->led_pin, 0);
  773. ieee80211_wake_queues(hw);
  774. out:
  775. spin_unlock_bh(&sc->sc_pcu_lock);
  776. ath9k_ps_restore(sc);
  777. }
  778. void ath_radio_disable(struct ath_softc *sc, struct ieee80211_hw *hw)
  779. {
  780. struct ath_hw *ah = sc->sc_ah;
  781. struct ieee80211_channel *channel = hw->conf.channel;
  782. int r;
  783. ath9k_ps_wakeup(sc);
  784. spin_lock_bh(&sc->sc_pcu_lock);
  785. ieee80211_stop_queues(hw);
  786. /*
  787. * Keep the LED on when the radio is disabled
  788. * during idle unassociated state.
  789. */
  790. if (!sc->ps_idle) {
  791. ath9k_hw_set_gpio(ah, ah->led_pin, 1);
  792. ath9k_hw_cfg_gpio_input(ah, ah->led_pin);
  793. }
  794. /* Disable interrupts */
  795. ath9k_hw_disable_interrupts(ah);
  796. ath_drain_all_txq(sc, false); /* clear pending tx frames */
  797. ath_stoprecv(sc); /* turn off frame recv */
  798. ath_flushrecv(sc); /* flush recv queue */
  799. if (!ah->curchan)
  800. ah->curchan = ath_get_curchannel(sc, hw);
  801. r = ath9k_hw_reset(ah, ah->curchan, ah->caldata, false);
  802. if (r) {
  803. ath_err(ath9k_hw_common(sc->sc_ah),
  804. "Unable to reset channel (%u MHz), reset status %d\n",
  805. channel->center_freq, r);
  806. }
  807. ath9k_hw_phy_disable(ah);
  808. ath9k_hw_configpcipowersave(ah, 1, 1);
  809. spin_unlock_bh(&sc->sc_pcu_lock);
  810. ath9k_ps_restore(sc);
  811. ath9k_setpower(sc, ATH9K_PM_FULL_SLEEP);
  812. }
  813. int ath_reset(struct ath_softc *sc, bool retry_tx)
  814. {
  815. struct ath_hw *ah = sc->sc_ah;
  816. struct ath_common *common = ath9k_hw_common(ah);
  817. struct ieee80211_hw *hw = sc->hw;
  818. int r;
  819. /* Stop ANI */
  820. del_timer_sync(&common->ani.timer);
  821. ath9k_ps_wakeup(sc);
  822. spin_lock_bh(&sc->sc_pcu_lock);
  823. ieee80211_stop_queues(hw);
  824. ath9k_hw_disable_interrupts(ah);
  825. ath_drain_all_txq(sc, retry_tx);
  826. ath_stoprecv(sc);
  827. ath_flushrecv(sc);
  828. r = ath9k_hw_reset(ah, sc->sc_ah->curchan, ah->caldata, false);
  829. if (r)
  830. ath_err(common,
  831. "Unable to reset hardware; reset status %d\n", r);
  832. if (ath_startrecv(sc) != 0)
  833. ath_err(common, "Unable to start recv logic\n");
  834. /*
  835. * We may be doing a reset in response to a request
  836. * that changes the channel so update any state that
  837. * might change as a result.
  838. */
  839. ath_update_txpow(sc);
  840. if ((sc->sc_flags & SC_OP_BEACONS) || !(sc->sc_flags & (SC_OP_OFFCHANNEL)))
  841. ath_beacon_config(sc, NULL); /* restart beacons */
  842. ath9k_hw_set_interrupts(ah, ah->imask);
  843. if (retry_tx) {
  844. int i;
  845. for (i = 0; i < ATH9K_NUM_TX_QUEUES; i++) {
  846. if (ATH_TXQ_SETUP(sc, i)) {
  847. spin_lock_bh(&sc->tx.txq[i].axq_lock);
  848. ath_txq_schedule(sc, &sc->tx.txq[i]);
  849. spin_unlock_bh(&sc->tx.txq[i].axq_lock);
  850. }
  851. }
  852. }
  853. ieee80211_wake_queues(hw);
  854. spin_unlock_bh(&sc->sc_pcu_lock);
  855. /* Start ANI */
  856. ath_start_ani(common);
  857. ath9k_ps_restore(sc);
  858. return r;
  859. }
  860. /* XXX: Remove me once we don't depend on ath9k_channel for all
  861. * this redundant data */
  862. void ath9k_update_ichannel(struct ath_softc *sc, struct ieee80211_hw *hw,
  863. struct ath9k_channel *ichan)
  864. {
  865. struct ieee80211_channel *chan = hw->conf.channel;
  866. struct ieee80211_conf *conf = &hw->conf;
  867. ichan->channel = chan->center_freq;
  868. ichan->chan = chan;
  869. if (chan->band == IEEE80211_BAND_2GHZ) {
  870. ichan->chanmode = CHANNEL_G;
  871. ichan->channelFlags = CHANNEL_2GHZ | CHANNEL_OFDM | CHANNEL_G;
  872. } else {
  873. ichan->chanmode = CHANNEL_A;
  874. ichan->channelFlags = CHANNEL_5GHZ | CHANNEL_OFDM;
  875. }
  876. if (conf_is_ht(conf))
  877. ichan->chanmode = ath_get_extchanmode(sc, chan,
  878. conf->channel_type);
  879. }
  880. /**********************/
  881. /* mac80211 callbacks */
  882. /**********************/
  883. static int ath9k_start(struct ieee80211_hw *hw)
  884. {
  885. struct ath_wiphy *aphy = hw->priv;
  886. struct ath_softc *sc = aphy->sc;
  887. struct ath_hw *ah = sc->sc_ah;
  888. struct ath_common *common = ath9k_hw_common(ah);
  889. struct ieee80211_channel *curchan = hw->conf.channel;
  890. struct ath9k_channel *init_channel;
  891. int r;
  892. ath_dbg(common, ATH_DBG_CONFIG,
  893. "Starting driver with initial channel: %d MHz\n",
  894. curchan->center_freq);
  895. mutex_lock(&sc->mutex);
  896. if (ath9k_wiphy_started(sc)) {
  897. if (sc->chan_idx == curchan->hw_value) {
  898. /*
  899. * Already on the operational channel, the new wiphy
  900. * can be marked active.
  901. */
  902. aphy->state = ATH_WIPHY_ACTIVE;
  903. ieee80211_wake_queues(hw);
  904. } else {
  905. /*
  906. * Another wiphy is on another channel, start the new
  907. * wiphy in paused state.
  908. */
  909. aphy->state = ATH_WIPHY_PAUSED;
  910. ieee80211_stop_queues(hw);
  911. }
  912. mutex_unlock(&sc->mutex);
  913. return 0;
  914. }
  915. aphy->state = ATH_WIPHY_ACTIVE;
  916. /* setup initial channel */
  917. sc->chan_idx = curchan->hw_value;
  918. init_channel = ath_get_curchannel(sc, hw);
  919. /* Reset SERDES registers */
  920. ath9k_hw_configpcipowersave(ah, 0, 0);
  921. /*
  922. * The basic interface to setting the hardware in a good
  923. * state is ``reset''. On return the hardware is known to
  924. * be powered up and with interrupts disabled. This must
  925. * be followed by initialization of the appropriate bits
  926. * and then setup of the interrupt mask.
  927. */
  928. spin_lock_bh(&sc->sc_pcu_lock);
  929. r = ath9k_hw_reset(ah, init_channel, ah->caldata, false);
  930. if (r) {
  931. ath_err(common,
  932. "Unable to reset hardware; reset status %d (freq %u MHz)\n",
  933. r, curchan->center_freq);
  934. spin_unlock_bh(&sc->sc_pcu_lock);
  935. goto mutex_unlock;
  936. }
  937. /*
  938. * This is needed only to setup initial state
  939. * but it's best done after a reset.
  940. */
  941. ath_update_txpow(sc);
  942. /*
  943. * Setup the hardware after reset:
  944. * The receive engine is set going.
  945. * Frame transmit is handled entirely
  946. * in the frame output path; there's nothing to do
  947. * here except setup the interrupt mask.
  948. */
  949. if (ath_startrecv(sc) != 0) {
  950. ath_err(common, "Unable to start recv logic\n");
  951. r = -EIO;
  952. spin_unlock_bh(&sc->sc_pcu_lock);
  953. goto mutex_unlock;
  954. }
  955. spin_unlock_bh(&sc->sc_pcu_lock);
  956. /* Setup our intr mask. */
  957. ah->imask = ATH9K_INT_TX | ATH9K_INT_RXEOL |
  958. ATH9K_INT_RXORN | ATH9K_INT_FATAL |
  959. ATH9K_INT_GLOBAL;
  960. if (ah->caps.hw_caps & ATH9K_HW_CAP_EDMA)
  961. ah->imask |= ATH9K_INT_RXHP |
  962. ATH9K_INT_RXLP |
  963. ATH9K_INT_BB_WATCHDOG;
  964. else
  965. ah->imask |= ATH9K_INT_RX;
  966. ah->imask |= ATH9K_INT_GTT;
  967. if (ah->caps.hw_caps & ATH9K_HW_CAP_HT)
  968. ah->imask |= ATH9K_INT_CST;
  969. sc->sc_flags &= ~SC_OP_INVALID;
  970. sc->sc_ah->is_monitoring = false;
  971. /* Disable BMISS interrupt when we're not associated */
  972. ah->imask &= ~(ATH9K_INT_SWBA | ATH9K_INT_BMISS);
  973. ath9k_hw_set_interrupts(ah, ah->imask);
  974. ieee80211_wake_queues(hw);
  975. ieee80211_queue_delayed_work(sc->hw, &sc->tx_complete_work, 0);
  976. if ((ah->btcoex_hw.scheme != ATH_BTCOEX_CFG_NONE) &&
  977. !ah->btcoex_hw.enabled) {
  978. ath9k_hw_btcoex_set_weight(ah, AR_BT_COEX_WGHT,
  979. AR_STOMP_LOW_WLAN_WGHT);
  980. ath9k_hw_btcoex_enable(ah);
  981. if (common->bus_ops->bt_coex_prep)
  982. common->bus_ops->bt_coex_prep(common);
  983. if (ah->btcoex_hw.scheme == ATH_BTCOEX_CFG_3WIRE)
  984. ath9k_btcoex_timer_resume(sc);
  985. }
  986. /* User has the option to provide pm-qos value as a module
  987. * parameter rather than using the default value of
  988. * 'ATH9K_PM_QOS_DEFAULT_VALUE'.
  989. */
  990. pm_qos_update_request(&sc->pm_qos_req, ath9k_pm_qos_value);
  991. if (ah->caps.pcie_lcr_extsync_en && common->bus_ops->extn_synch_en)
  992. common->bus_ops->extn_synch_en(common);
  993. mutex_unlock:
  994. mutex_unlock(&sc->mutex);
  995. return r;
  996. }
  997. static int ath9k_tx(struct ieee80211_hw *hw,
  998. struct sk_buff *skb)
  999. {
  1000. struct ath_wiphy *aphy = hw->priv;
  1001. struct ath_softc *sc = aphy->sc;
  1002. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  1003. struct ath_tx_control txctl;
  1004. struct ieee80211_hdr *hdr = (struct ieee80211_hdr *) skb->data;
  1005. if (aphy->state != ATH_WIPHY_ACTIVE && aphy->state != ATH_WIPHY_SCAN) {
  1006. ath_dbg(common, ATH_DBG_XMIT,
  1007. "ath9k: %s: TX in unexpected wiphy state %d\n",
  1008. wiphy_name(hw->wiphy), aphy->state);
  1009. goto exit;
  1010. }
  1011. if (sc->ps_enabled) {
  1012. /*
  1013. * mac80211 does not set PM field for normal data frames, so we
  1014. * need to update that based on the current PS mode.
  1015. */
  1016. if (ieee80211_is_data(hdr->frame_control) &&
  1017. !ieee80211_is_nullfunc(hdr->frame_control) &&
  1018. !ieee80211_has_pm(hdr->frame_control)) {
  1019. ath_dbg(common, ATH_DBG_PS,
  1020. "Add PM=1 for a TX frame while in PS mode\n");
  1021. hdr->frame_control |= cpu_to_le16(IEEE80211_FCTL_PM);
  1022. }
  1023. }
  1024. if (unlikely(sc->sc_ah->power_mode != ATH9K_PM_AWAKE)) {
  1025. /*
  1026. * We are using PS-Poll and mac80211 can request TX while in
  1027. * power save mode. Need to wake up hardware for the TX to be
  1028. * completed and if needed, also for RX of buffered frames.
  1029. */
  1030. ath9k_ps_wakeup(sc);
  1031. if (!(sc->sc_ah->caps.hw_caps & ATH9K_HW_CAP_AUTOSLEEP))
  1032. ath9k_hw_setrxabort(sc->sc_ah, 0);
  1033. if (ieee80211_is_pspoll(hdr->frame_control)) {
  1034. ath_dbg(common, ATH_DBG_PS,
  1035. "Sending PS-Poll to pick a buffered frame\n");
  1036. sc->ps_flags |= PS_WAIT_FOR_PSPOLL_DATA;
  1037. } else {
  1038. ath_dbg(common, ATH_DBG_PS,
  1039. "Wake up to complete TX\n");
  1040. sc->ps_flags |= PS_WAIT_FOR_TX_ACK;
  1041. }
  1042. /*
  1043. * The actual restore operation will happen only after
  1044. * the sc_flags bit is cleared. We are just dropping
  1045. * the ps_usecount here.
  1046. */
  1047. ath9k_ps_restore(sc);
  1048. }
  1049. memset(&txctl, 0, sizeof(struct ath_tx_control));
  1050. txctl.txq = sc->tx.txq_map[skb_get_queue_mapping(skb)];
  1051. ath_dbg(common, ATH_DBG_XMIT, "transmitting packet, skb: %p\n", skb);
  1052. if (ath_tx_start(hw, skb, &txctl) != 0) {
  1053. ath_dbg(common, ATH_DBG_XMIT, "TX failed\n");
  1054. goto exit;
  1055. }
  1056. return 0;
  1057. exit:
  1058. dev_kfree_skb_any(skb);
  1059. return 0;
  1060. }
  1061. static void ath9k_stop(struct ieee80211_hw *hw)
  1062. {
  1063. struct ath_wiphy *aphy = hw->priv;
  1064. struct ath_softc *sc = aphy->sc;
  1065. struct ath_hw *ah = sc->sc_ah;
  1066. struct ath_common *common = ath9k_hw_common(ah);
  1067. int i;
  1068. mutex_lock(&sc->mutex);
  1069. aphy->state = ATH_WIPHY_INACTIVE;
  1070. if (led_blink)
  1071. cancel_delayed_work_sync(&sc->ath_led_blink_work);
  1072. cancel_delayed_work_sync(&sc->tx_complete_work);
  1073. cancel_work_sync(&sc->paprd_work);
  1074. cancel_work_sync(&sc->hw_check_work);
  1075. for (i = 0; i < sc->num_sec_wiphy; i++) {
  1076. if (sc->sec_wiphy[i])
  1077. break;
  1078. }
  1079. if (i == sc->num_sec_wiphy) {
  1080. cancel_delayed_work_sync(&sc->wiphy_work);
  1081. cancel_work_sync(&sc->chan_work);
  1082. }
  1083. if (sc->sc_flags & SC_OP_INVALID) {
  1084. ath_dbg(common, ATH_DBG_ANY, "Device not present\n");
  1085. mutex_unlock(&sc->mutex);
  1086. return;
  1087. }
  1088. if (ath9k_wiphy_started(sc)) {
  1089. mutex_unlock(&sc->mutex);
  1090. return; /* another wiphy still in use */
  1091. }
  1092. /* Ensure HW is awake when we try to shut it down. */
  1093. ath9k_ps_wakeup(sc);
  1094. if (ah->btcoex_hw.enabled) {
  1095. ath9k_hw_btcoex_disable(ah);
  1096. if (ah->btcoex_hw.scheme == ATH_BTCOEX_CFG_3WIRE)
  1097. ath9k_btcoex_timer_pause(sc);
  1098. }
  1099. spin_lock_bh(&sc->sc_pcu_lock);
  1100. /* make sure h/w will not generate any interrupt
  1101. * before setting the invalid flag. */
  1102. ath9k_hw_disable_interrupts(ah);
  1103. if (!(sc->sc_flags & SC_OP_INVALID)) {
  1104. ath_drain_all_txq(sc, false);
  1105. ath_stoprecv(sc);
  1106. ath9k_hw_phy_disable(ah);
  1107. } else
  1108. sc->rx.rxlink = NULL;
  1109. /* disable HAL and put h/w to sleep */
  1110. ath9k_hw_disable(ah);
  1111. ath9k_hw_configpcipowersave(ah, 1, 1);
  1112. spin_unlock_bh(&sc->sc_pcu_lock);
  1113. ath9k_ps_restore(sc);
  1114. sc->ps_idle = true;
  1115. ath9k_set_wiphy_idle(aphy, true);
  1116. ath_radio_disable(sc, hw);
  1117. sc->sc_flags |= SC_OP_INVALID;
  1118. pm_qos_update_request(&sc->pm_qos_req, PM_QOS_DEFAULT_VALUE);
  1119. mutex_unlock(&sc->mutex);
  1120. ath_dbg(common, ATH_DBG_CONFIG, "Driver halt\n");
  1121. }
  1122. bool ath9k_uses_beacons(int type)
  1123. {
  1124. switch (type) {
  1125. case NL80211_IFTYPE_AP:
  1126. case NL80211_IFTYPE_ADHOC:
  1127. case NL80211_IFTYPE_MESH_POINT:
  1128. return true;
  1129. default:
  1130. return false;
  1131. }
  1132. }
  1133. static void ath9k_reclaim_beacon(struct ath_softc *sc,
  1134. struct ieee80211_vif *vif)
  1135. {
  1136. struct ath_vif *avp = (void *)vif->drv_priv;
  1137. /* Disable SWBA interrupt */
  1138. sc->sc_ah->imask &= ~ATH9K_INT_SWBA;
  1139. ath9k_ps_wakeup(sc);
  1140. ath9k_hw_set_interrupts(sc->sc_ah, sc->sc_ah->imask);
  1141. ath9k_hw_stoptxdma(sc->sc_ah, sc->beacon.beaconq);
  1142. tasklet_kill(&sc->bcon_tasklet);
  1143. ath9k_ps_restore(sc);
  1144. ath_beacon_return(sc, avp);
  1145. sc->sc_flags &= ~SC_OP_BEACONS;
  1146. if (sc->nbcnvifs > 0) {
  1147. /* Re-enable beaconing */
  1148. sc->sc_ah->imask |= ATH9K_INT_SWBA;
  1149. ath9k_ps_wakeup(sc);
  1150. ath9k_hw_set_interrupts(sc->sc_ah, sc->sc_ah->imask);
  1151. ath9k_ps_restore(sc);
  1152. }
  1153. }
  1154. static void ath9k_vif_iter(void *data, u8 *mac, struct ieee80211_vif *vif)
  1155. {
  1156. struct ath9k_vif_iter_data *iter_data = data;
  1157. int i;
  1158. if (iter_data->hw_macaddr)
  1159. for (i = 0; i < ETH_ALEN; i++)
  1160. iter_data->mask[i] &=
  1161. ~(iter_data->hw_macaddr[i] ^ mac[i]);
  1162. switch (vif->type) {
  1163. case NL80211_IFTYPE_AP:
  1164. iter_data->naps++;
  1165. break;
  1166. case NL80211_IFTYPE_STATION:
  1167. iter_data->nstations++;
  1168. break;
  1169. case NL80211_IFTYPE_ADHOC:
  1170. iter_data->nadhocs++;
  1171. break;
  1172. case NL80211_IFTYPE_MESH_POINT:
  1173. iter_data->nmeshes++;
  1174. break;
  1175. case NL80211_IFTYPE_WDS:
  1176. iter_data->nwds++;
  1177. break;
  1178. default:
  1179. iter_data->nothers++;
  1180. break;
  1181. }
  1182. }
  1183. /* Called with sc->mutex held. */
  1184. void ath9k_calculate_iter_data(struct ieee80211_hw *hw,
  1185. struct ieee80211_vif *vif,
  1186. struct ath9k_vif_iter_data *iter_data)
  1187. {
  1188. struct ath_wiphy *aphy = hw->priv;
  1189. struct ath_softc *sc = aphy->sc;
  1190. struct ath_hw *ah = sc->sc_ah;
  1191. struct ath_common *common = ath9k_hw_common(ah);
  1192. int i;
  1193. /*
  1194. * Use the hardware MAC address as reference, the hardware uses it
  1195. * together with the BSSID mask when matching addresses.
  1196. */
  1197. memset(iter_data, 0, sizeof(*iter_data));
  1198. iter_data->hw_macaddr = common->macaddr;
  1199. memset(&iter_data->mask, 0xff, ETH_ALEN);
  1200. if (vif)
  1201. ath9k_vif_iter(iter_data, vif->addr, vif);
  1202. /* Get list of all active MAC addresses */
  1203. spin_lock_bh(&sc->wiphy_lock);
  1204. ieee80211_iterate_active_interfaces_atomic(sc->hw, ath9k_vif_iter,
  1205. iter_data);
  1206. for (i = 0; i < sc->num_sec_wiphy; i++) {
  1207. if (sc->sec_wiphy[i] == NULL)
  1208. continue;
  1209. ieee80211_iterate_active_interfaces_atomic(
  1210. sc->sec_wiphy[i]->hw, ath9k_vif_iter, iter_data);
  1211. }
  1212. spin_unlock_bh(&sc->wiphy_lock);
  1213. }
  1214. /* Called with sc->mutex held. */
  1215. static void ath9k_calculate_summary_state(struct ieee80211_hw *hw,
  1216. struct ieee80211_vif *vif)
  1217. {
  1218. struct ath_wiphy *aphy = hw->priv;
  1219. struct ath_softc *sc = aphy->sc;
  1220. struct ath_hw *ah = sc->sc_ah;
  1221. struct ath_common *common = ath9k_hw_common(ah);
  1222. struct ath9k_vif_iter_data iter_data;
  1223. ath9k_calculate_iter_data(hw, vif, &iter_data);
  1224. /* Set BSSID mask. */
  1225. memcpy(common->bssidmask, iter_data.mask, ETH_ALEN);
  1226. ath_hw_setbssidmask(common);
  1227. /* Set op-mode & TSF */
  1228. if (iter_data.naps > 0) {
  1229. ath9k_hw_set_tsfadjust(ah, 1);
  1230. sc->sc_flags |= SC_OP_TSF_RESET;
  1231. ah->opmode = NL80211_IFTYPE_AP;
  1232. } else {
  1233. ath9k_hw_set_tsfadjust(ah, 0);
  1234. sc->sc_flags &= ~SC_OP_TSF_RESET;
  1235. if (iter_data.nwds + iter_data.nmeshes)
  1236. ah->opmode = NL80211_IFTYPE_AP;
  1237. else if (iter_data.nadhocs)
  1238. ah->opmode = NL80211_IFTYPE_ADHOC;
  1239. else
  1240. ah->opmode = NL80211_IFTYPE_STATION;
  1241. }
  1242. /*
  1243. * Enable MIB interrupts when there are hardware phy counters.
  1244. */
  1245. if ((iter_data.nstations + iter_data.nadhocs + iter_data.nmeshes) > 0) {
  1246. if (ah->config.enable_ani)
  1247. ah->imask |= ATH9K_INT_MIB;
  1248. ah->imask |= ATH9K_INT_TSFOOR;
  1249. } else {
  1250. ah->imask &= ~ATH9K_INT_MIB;
  1251. ah->imask &= ~ATH9K_INT_TSFOOR;
  1252. }
  1253. ath9k_hw_set_interrupts(ah, ah->imask);
  1254. /* Set up ANI */
  1255. if ((iter_data.naps + iter_data.nadhocs) > 0) {
  1256. sc->sc_flags |= SC_OP_ANI_RUN;
  1257. ath_start_ani(common);
  1258. } else {
  1259. sc->sc_flags &= ~SC_OP_ANI_RUN;
  1260. del_timer_sync(&common->ani.timer);
  1261. }
  1262. }
  1263. /* Called with sc->mutex held, vif counts set up properly. */
  1264. static void ath9k_do_vif_add_setup(struct ieee80211_hw *hw,
  1265. struct ieee80211_vif *vif)
  1266. {
  1267. struct ath_wiphy *aphy = hw->priv;
  1268. struct ath_softc *sc = aphy->sc;
  1269. ath9k_calculate_summary_state(hw, vif);
  1270. if (ath9k_uses_beacons(vif->type)) {
  1271. int error;
  1272. ath9k_hw_stoptxdma(sc->sc_ah, sc->beacon.beaconq);
  1273. /* This may fail because upper levels do not have beacons
  1274. * properly configured yet. That's OK, we assume it
  1275. * will be properly configured and then we will be notified
  1276. * in the info_changed method and set up beacons properly
  1277. * there.
  1278. */
  1279. error = ath_beacon_alloc(aphy, vif);
  1280. if (error)
  1281. ath9k_reclaim_beacon(sc, vif);
  1282. else
  1283. ath_beacon_config(sc, vif);
  1284. }
  1285. }
  1286. static int ath9k_add_interface(struct ieee80211_hw *hw,
  1287. struct ieee80211_vif *vif)
  1288. {
  1289. struct ath_wiphy *aphy = hw->priv;
  1290. struct ath_softc *sc = aphy->sc;
  1291. struct ath_hw *ah = sc->sc_ah;
  1292. struct ath_common *common = ath9k_hw_common(ah);
  1293. struct ath_vif *avp = (void *)vif->drv_priv;
  1294. int ret = 0;
  1295. mutex_lock(&sc->mutex);
  1296. switch (vif->type) {
  1297. case NL80211_IFTYPE_STATION:
  1298. case NL80211_IFTYPE_WDS:
  1299. case NL80211_IFTYPE_ADHOC:
  1300. case NL80211_IFTYPE_AP:
  1301. case NL80211_IFTYPE_MESH_POINT:
  1302. break;
  1303. default:
  1304. ath_err(common, "Interface type %d not yet supported\n",
  1305. vif->type);
  1306. ret = -EOPNOTSUPP;
  1307. goto out;
  1308. }
  1309. if (ath9k_uses_beacons(vif->type)) {
  1310. if (sc->nbcnvifs >= ATH_BCBUF) {
  1311. ath_err(common, "Not enough beacon buffers when adding"
  1312. " new interface of type: %i\n",
  1313. vif->type);
  1314. ret = -ENOBUFS;
  1315. goto out;
  1316. }
  1317. }
  1318. if ((vif->type == NL80211_IFTYPE_ADHOC) &&
  1319. sc->nvifs > 0) {
  1320. ath_err(common, "Cannot create ADHOC interface when other"
  1321. " interfaces already exist.\n");
  1322. ret = -EINVAL;
  1323. goto out;
  1324. }
  1325. ath_dbg(common, ATH_DBG_CONFIG,
  1326. "Attach a VIF of type: %d\n", vif->type);
  1327. /* Set the VIF opmode */
  1328. avp->av_opmode = vif->type;
  1329. avp->av_bslot = -1;
  1330. sc->nvifs++;
  1331. ath9k_do_vif_add_setup(hw, vif);
  1332. out:
  1333. mutex_unlock(&sc->mutex);
  1334. return ret;
  1335. }
  1336. static int ath9k_change_interface(struct ieee80211_hw *hw,
  1337. struct ieee80211_vif *vif,
  1338. enum nl80211_iftype new_type,
  1339. bool p2p)
  1340. {
  1341. struct ath_wiphy *aphy = hw->priv;
  1342. struct ath_softc *sc = aphy->sc;
  1343. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  1344. int ret = 0;
  1345. ath_dbg(common, ATH_DBG_CONFIG, "Change Interface\n");
  1346. mutex_lock(&sc->mutex);
  1347. /* See if new interface type is valid. */
  1348. if ((new_type == NL80211_IFTYPE_ADHOC) &&
  1349. (sc->nvifs > 1)) {
  1350. ath_err(common, "When using ADHOC, it must be the only"
  1351. " interface.\n");
  1352. ret = -EINVAL;
  1353. goto out;
  1354. }
  1355. if (ath9k_uses_beacons(new_type) &&
  1356. !ath9k_uses_beacons(vif->type)) {
  1357. if (sc->nbcnvifs >= ATH_BCBUF) {
  1358. ath_err(common, "No beacon slot available\n");
  1359. ret = -ENOBUFS;
  1360. goto out;
  1361. }
  1362. }
  1363. /* Clean up old vif stuff */
  1364. if (ath9k_uses_beacons(vif->type))
  1365. ath9k_reclaim_beacon(sc, vif);
  1366. /* Add new settings */
  1367. vif->type = new_type;
  1368. vif->p2p = p2p;
  1369. ath9k_do_vif_add_setup(hw, vif);
  1370. out:
  1371. mutex_unlock(&sc->mutex);
  1372. return ret;
  1373. }
  1374. static void ath9k_remove_interface(struct ieee80211_hw *hw,
  1375. struct ieee80211_vif *vif)
  1376. {
  1377. struct ath_wiphy *aphy = hw->priv;
  1378. struct ath_softc *sc = aphy->sc;
  1379. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  1380. ath_dbg(common, ATH_DBG_CONFIG, "Detach Interface\n");
  1381. mutex_lock(&sc->mutex);
  1382. sc->nvifs--;
  1383. /* Reclaim beacon resources */
  1384. if (ath9k_uses_beacons(vif->type))
  1385. ath9k_reclaim_beacon(sc, vif);
  1386. ath9k_calculate_summary_state(hw, NULL);
  1387. mutex_unlock(&sc->mutex);
  1388. }
  1389. static void ath9k_enable_ps(struct ath_softc *sc)
  1390. {
  1391. struct ath_hw *ah = sc->sc_ah;
  1392. sc->ps_enabled = true;
  1393. if (!(ah->caps.hw_caps & ATH9K_HW_CAP_AUTOSLEEP)) {
  1394. if ((ah->imask & ATH9K_INT_TIM_TIMER) == 0) {
  1395. ah->imask |= ATH9K_INT_TIM_TIMER;
  1396. ath9k_hw_set_interrupts(ah, ah->imask);
  1397. }
  1398. ath9k_hw_setrxabort(ah, 1);
  1399. }
  1400. }
  1401. static void ath9k_disable_ps(struct ath_softc *sc)
  1402. {
  1403. struct ath_hw *ah = sc->sc_ah;
  1404. sc->ps_enabled = false;
  1405. ath9k_hw_setpower(ah, ATH9K_PM_AWAKE);
  1406. if (!(ah->caps.hw_caps & ATH9K_HW_CAP_AUTOSLEEP)) {
  1407. ath9k_hw_setrxabort(ah, 0);
  1408. sc->ps_flags &= ~(PS_WAIT_FOR_BEACON |
  1409. PS_WAIT_FOR_CAB |
  1410. PS_WAIT_FOR_PSPOLL_DATA |
  1411. PS_WAIT_FOR_TX_ACK);
  1412. if (ah->imask & ATH9K_INT_TIM_TIMER) {
  1413. ah->imask &= ~ATH9K_INT_TIM_TIMER;
  1414. ath9k_hw_set_interrupts(ah, ah->imask);
  1415. }
  1416. }
  1417. }
  1418. static int ath9k_config(struct ieee80211_hw *hw, u32 changed)
  1419. {
  1420. struct ath_wiphy *aphy = hw->priv;
  1421. struct ath_softc *sc = aphy->sc;
  1422. struct ath_hw *ah = sc->sc_ah;
  1423. struct ath_common *common = ath9k_hw_common(ah);
  1424. struct ieee80211_conf *conf = &hw->conf;
  1425. bool disable_radio;
  1426. mutex_lock(&sc->mutex);
  1427. /*
  1428. * Leave this as the first check because we need to turn on the
  1429. * radio if it was disabled before prior to processing the rest
  1430. * of the changes. Likewise we must only disable the radio towards
  1431. * the end.
  1432. */
  1433. if (changed & IEEE80211_CONF_CHANGE_IDLE) {
  1434. bool enable_radio;
  1435. bool all_wiphys_idle;
  1436. bool idle = !!(conf->flags & IEEE80211_CONF_IDLE);
  1437. spin_lock_bh(&sc->wiphy_lock);
  1438. all_wiphys_idle = ath9k_all_wiphys_idle(sc);
  1439. ath9k_set_wiphy_idle(aphy, idle);
  1440. enable_radio = (!idle && all_wiphys_idle);
  1441. /*
  1442. * After we unlock here its possible another wiphy
  1443. * can be re-renabled so to account for that we will
  1444. * only disable the radio toward the end of this routine
  1445. * if by then all wiphys are still idle.
  1446. */
  1447. spin_unlock_bh(&sc->wiphy_lock);
  1448. if (enable_radio) {
  1449. sc->ps_idle = false;
  1450. ath_radio_enable(sc, hw);
  1451. ath_dbg(common, ATH_DBG_CONFIG,
  1452. "not-idle: enabling radio\n");
  1453. }
  1454. }
  1455. /*
  1456. * We just prepare to enable PS. We have to wait until our AP has
  1457. * ACK'd our null data frame to disable RX otherwise we'll ignore
  1458. * those ACKs and end up retransmitting the same null data frames.
  1459. * IEEE80211_CONF_CHANGE_PS is only passed by mac80211 for STA mode.
  1460. */
  1461. if (changed & IEEE80211_CONF_CHANGE_PS) {
  1462. unsigned long flags;
  1463. spin_lock_irqsave(&sc->sc_pm_lock, flags);
  1464. if (conf->flags & IEEE80211_CONF_PS)
  1465. ath9k_enable_ps(sc);
  1466. else
  1467. ath9k_disable_ps(sc);
  1468. spin_unlock_irqrestore(&sc->sc_pm_lock, flags);
  1469. }
  1470. if (changed & IEEE80211_CONF_CHANGE_MONITOR) {
  1471. if (conf->flags & IEEE80211_CONF_MONITOR) {
  1472. ath_dbg(common, ATH_DBG_CONFIG,
  1473. "Monitor mode is enabled\n");
  1474. sc->sc_ah->is_monitoring = true;
  1475. } else {
  1476. ath_dbg(common, ATH_DBG_CONFIG,
  1477. "Monitor mode is disabled\n");
  1478. sc->sc_ah->is_monitoring = false;
  1479. }
  1480. }
  1481. if (changed & IEEE80211_CONF_CHANGE_CHANNEL) {
  1482. struct ieee80211_channel *curchan = hw->conf.channel;
  1483. int pos = curchan->hw_value;
  1484. int old_pos = -1;
  1485. unsigned long flags;
  1486. if (ah->curchan)
  1487. old_pos = ah->curchan - &ah->channels[0];
  1488. aphy->chan_idx = pos;
  1489. aphy->chan_is_ht = conf_is_ht(conf);
  1490. if (hw->conf.flags & IEEE80211_CONF_OFFCHANNEL)
  1491. sc->sc_flags |= SC_OP_OFFCHANNEL;
  1492. else
  1493. sc->sc_flags &= ~SC_OP_OFFCHANNEL;
  1494. if (aphy->state == ATH_WIPHY_SCAN ||
  1495. aphy->state == ATH_WIPHY_ACTIVE)
  1496. ath9k_wiphy_pause_all_forced(sc, aphy);
  1497. else {
  1498. /*
  1499. * Do not change operational channel based on a paused
  1500. * wiphy changes.
  1501. */
  1502. goto skip_chan_change;
  1503. }
  1504. ath_dbg(common, ATH_DBG_CONFIG, "Set channel: %d MHz\n",
  1505. curchan->center_freq);
  1506. /* XXX: remove me eventualy */
  1507. ath9k_update_ichannel(sc, hw, &sc->sc_ah->channels[pos]);
  1508. /* update survey stats for the old channel before switching */
  1509. spin_lock_irqsave(&common->cc_lock, flags);
  1510. ath_update_survey_stats(sc);
  1511. spin_unlock_irqrestore(&common->cc_lock, flags);
  1512. /*
  1513. * If the operating channel changes, change the survey in-use flags
  1514. * along with it.
  1515. * Reset the survey data for the new channel, unless we're switching
  1516. * back to the operating channel from an off-channel operation.
  1517. */
  1518. if (!(hw->conf.flags & IEEE80211_CONF_OFFCHANNEL) &&
  1519. sc->cur_survey != &sc->survey[pos]) {
  1520. if (sc->cur_survey)
  1521. sc->cur_survey->filled &= ~SURVEY_INFO_IN_USE;
  1522. sc->cur_survey = &sc->survey[pos];
  1523. memset(sc->cur_survey, 0, sizeof(struct survey_info));
  1524. sc->cur_survey->filled |= SURVEY_INFO_IN_USE;
  1525. } else if (!(sc->survey[pos].filled & SURVEY_INFO_IN_USE)) {
  1526. memset(&sc->survey[pos], 0, sizeof(struct survey_info));
  1527. }
  1528. if (ath_set_channel(sc, hw, &sc->sc_ah->channels[pos]) < 0) {
  1529. ath_err(common, "Unable to set channel\n");
  1530. mutex_unlock(&sc->mutex);
  1531. return -EINVAL;
  1532. }
  1533. /*
  1534. * The most recent snapshot of channel->noisefloor for the old
  1535. * channel is only available after the hardware reset. Copy it to
  1536. * the survey stats now.
  1537. */
  1538. if (old_pos >= 0)
  1539. ath_update_survey_nf(sc, old_pos);
  1540. }
  1541. skip_chan_change:
  1542. if (changed & IEEE80211_CONF_CHANGE_POWER) {
  1543. sc->config.txpowlimit = 2 * conf->power_level;
  1544. ath9k_ps_wakeup(sc);
  1545. ath_update_txpow(sc);
  1546. ath9k_ps_restore(sc);
  1547. }
  1548. spin_lock_bh(&sc->wiphy_lock);
  1549. disable_radio = ath9k_all_wiphys_idle(sc);
  1550. spin_unlock_bh(&sc->wiphy_lock);
  1551. if (disable_radio) {
  1552. ath_dbg(common, ATH_DBG_CONFIG, "idle: disabling radio\n");
  1553. sc->ps_idle = true;
  1554. ath_radio_disable(sc, hw);
  1555. }
  1556. mutex_unlock(&sc->mutex);
  1557. return 0;
  1558. }
  1559. #define SUPPORTED_FILTERS \
  1560. (FIF_PROMISC_IN_BSS | \
  1561. FIF_ALLMULTI | \
  1562. FIF_CONTROL | \
  1563. FIF_PSPOLL | \
  1564. FIF_OTHER_BSS | \
  1565. FIF_BCN_PRBRESP_PROMISC | \
  1566. FIF_PROBE_REQ | \
  1567. FIF_FCSFAIL)
  1568. /* FIXME: sc->sc_full_reset ? */
  1569. static void ath9k_configure_filter(struct ieee80211_hw *hw,
  1570. unsigned int changed_flags,
  1571. unsigned int *total_flags,
  1572. u64 multicast)
  1573. {
  1574. struct ath_wiphy *aphy = hw->priv;
  1575. struct ath_softc *sc = aphy->sc;
  1576. u32 rfilt;
  1577. changed_flags &= SUPPORTED_FILTERS;
  1578. *total_flags &= SUPPORTED_FILTERS;
  1579. sc->rx.rxfilter = *total_flags;
  1580. ath9k_ps_wakeup(sc);
  1581. rfilt = ath_calcrxfilter(sc);
  1582. ath9k_hw_setrxfilter(sc->sc_ah, rfilt);
  1583. ath9k_ps_restore(sc);
  1584. ath_dbg(ath9k_hw_common(sc->sc_ah), ATH_DBG_CONFIG,
  1585. "Set HW RX filter: 0x%x\n", rfilt);
  1586. }
  1587. static int ath9k_sta_add(struct ieee80211_hw *hw,
  1588. struct ieee80211_vif *vif,
  1589. struct ieee80211_sta *sta)
  1590. {
  1591. struct ath_wiphy *aphy = hw->priv;
  1592. struct ath_softc *sc = aphy->sc;
  1593. ath_node_attach(sc, sta);
  1594. return 0;
  1595. }
  1596. static int ath9k_sta_remove(struct ieee80211_hw *hw,
  1597. struct ieee80211_vif *vif,
  1598. struct ieee80211_sta *sta)
  1599. {
  1600. struct ath_wiphy *aphy = hw->priv;
  1601. struct ath_softc *sc = aphy->sc;
  1602. ath_node_detach(sc, sta);
  1603. return 0;
  1604. }
  1605. static int ath9k_conf_tx(struct ieee80211_hw *hw, u16 queue,
  1606. const struct ieee80211_tx_queue_params *params)
  1607. {
  1608. struct ath_wiphy *aphy = hw->priv;
  1609. struct ath_softc *sc = aphy->sc;
  1610. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  1611. struct ath_txq *txq;
  1612. struct ath9k_tx_queue_info qi;
  1613. int ret = 0;
  1614. if (queue >= WME_NUM_AC)
  1615. return 0;
  1616. txq = sc->tx.txq_map[queue];
  1617. mutex_lock(&sc->mutex);
  1618. memset(&qi, 0, sizeof(struct ath9k_tx_queue_info));
  1619. qi.tqi_aifs = params->aifs;
  1620. qi.tqi_cwmin = params->cw_min;
  1621. qi.tqi_cwmax = params->cw_max;
  1622. qi.tqi_burstTime = params->txop;
  1623. ath_dbg(common, ATH_DBG_CONFIG,
  1624. "Configure tx [queue/halq] [%d/%d], aifs: %d, cw_min: %d, cw_max: %d, txop: %d\n",
  1625. queue, txq->axq_qnum, params->aifs, params->cw_min,
  1626. params->cw_max, params->txop);
  1627. ret = ath_txq_update(sc, txq->axq_qnum, &qi);
  1628. if (ret)
  1629. ath_err(common, "TXQ Update failed\n");
  1630. if (sc->sc_ah->opmode == NL80211_IFTYPE_ADHOC)
  1631. if (queue == WME_AC_BE && !ret)
  1632. ath_beaconq_config(sc);
  1633. mutex_unlock(&sc->mutex);
  1634. return ret;
  1635. }
  1636. static int ath9k_set_key(struct ieee80211_hw *hw,
  1637. enum set_key_cmd cmd,
  1638. struct ieee80211_vif *vif,
  1639. struct ieee80211_sta *sta,
  1640. struct ieee80211_key_conf *key)
  1641. {
  1642. struct ath_wiphy *aphy = hw->priv;
  1643. struct ath_softc *sc = aphy->sc;
  1644. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  1645. int ret = 0;
  1646. if (ath9k_modparam_nohwcrypt)
  1647. return -ENOSPC;
  1648. mutex_lock(&sc->mutex);
  1649. ath9k_ps_wakeup(sc);
  1650. ath_dbg(common, ATH_DBG_CONFIG, "Set HW Key\n");
  1651. switch (cmd) {
  1652. case SET_KEY:
  1653. ret = ath_key_config(common, vif, sta, key);
  1654. if (ret >= 0) {
  1655. key->hw_key_idx = ret;
  1656. /* push IV and Michael MIC generation to stack */
  1657. key->flags |= IEEE80211_KEY_FLAG_GENERATE_IV;
  1658. if (key->cipher == WLAN_CIPHER_SUITE_TKIP)
  1659. key->flags |= IEEE80211_KEY_FLAG_GENERATE_MMIC;
  1660. if (sc->sc_ah->sw_mgmt_crypto &&
  1661. key->cipher == WLAN_CIPHER_SUITE_CCMP)
  1662. key->flags |= IEEE80211_KEY_FLAG_SW_MGMT;
  1663. ret = 0;
  1664. }
  1665. break;
  1666. case DISABLE_KEY:
  1667. ath_key_delete(common, key);
  1668. break;
  1669. default:
  1670. ret = -EINVAL;
  1671. }
  1672. ath9k_ps_restore(sc);
  1673. mutex_unlock(&sc->mutex);
  1674. return ret;
  1675. }
  1676. static void ath9k_bss_info_changed(struct ieee80211_hw *hw,
  1677. struct ieee80211_vif *vif,
  1678. struct ieee80211_bss_conf *bss_conf,
  1679. u32 changed)
  1680. {
  1681. struct ath_wiphy *aphy = hw->priv;
  1682. struct ath_softc *sc = aphy->sc;
  1683. struct ath_hw *ah = sc->sc_ah;
  1684. struct ath_common *common = ath9k_hw_common(ah);
  1685. struct ath_vif *avp = (void *)vif->drv_priv;
  1686. int slottime;
  1687. int error;
  1688. mutex_lock(&sc->mutex);
  1689. if (changed & BSS_CHANGED_BSSID) {
  1690. /* Set BSSID */
  1691. memcpy(common->curbssid, bss_conf->bssid, ETH_ALEN);
  1692. memcpy(avp->bssid, bss_conf->bssid, ETH_ALEN);
  1693. common->curaid = 0;
  1694. ath9k_hw_write_associd(ah);
  1695. /* Set aggregation protection mode parameters */
  1696. sc->config.ath_aggr_prot = 0;
  1697. ath_dbg(common, ATH_DBG_CONFIG, "BSSID: %pM aid: 0x%x\n",
  1698. common->curbssid, common->curaid);
  1699. /* need to reconfigure the beacon */
  1700. sc->sc_flags &= ~SC_OP_BEACONS ;
  1701. }
  1702. /* Enable transmission of beacons (AP, IBSS, MESH) */
  1703. if ((changed & BSS_CHANGED_BEACON) ||
  1704. ((changed & BSS_CHANGED_BEACON_ENABLED) && bss_conf->enable_beacon)) {
  1705. ath9k_hw_stoptxdma(sc->sc_ah, sc->beacon.beaconq);
  1706. error = ath_beacon_alloc(aphy, vif);
  1707. if (!error)
  1708. ath_beacon_config(sc, vif);
  1709. }
  1710. if (changed & BSS_CHANGED_ERP_SLOT) {
  1711. if (bss_conf->use_short_slot)
  1712. slottime = 9;
  1713. else
  1714. slottime = 20;
  1715. if (vif->type == NL80211_IFTYPE_AP) {
  1716. /*
  1717. * Defer update, so that connected stations can adjust
  1718. * their settings at the same time.
  1719. * See beacon.c for more details
  1720. */
  1721. sc->beacon.slottime = slottime;
  1722. sc->beacon.updateslot = UPDATE;
  1723. } else {
  1724. ah->slottime = slottime;
  1725. ath9k_hw_init_global_settings(ah);
  1726. }
  1727. }
  1728. /* Disable transmission of beacons */
  1729. if ((changed & BSS_CHANGED_BEACON_ENABLED) && !bss_conf->enable_beacon)
  1730. ath9k_hw_stoptxdma(sc->sc_ah, sc->beacon.beaconq);
  1731. if (changed & BSS_CHANGED_BEACON_INT) {
  1732. sc->beacon_interval = bss_conf->beacon_int;
  1733. /*
  1734. * In case of AP mode, the HW TSF has to be reset
  1735. * when the beacon interval changes.
  1736. */
  1737. if (vif->type == NL80211_IFTYPE_AP) {
  1738. sc->sc_flags |= SC_OP_TSF_RESET;
  1739. ath9k_hw_stoptxdma(sc->sc_ah, sc->beacon.beaconq);
  1740. error = ath_beacon_alloc(aphy, vif);
  1741. if (!error)
  1742. ath_beacon_config(sc, vif);
  1743. } else {
  1744. ath_beacon_config(sc, vif);
  1745. }
  1746. }
  1747. if (changed & BSS_CHANGED_ERP_PREAMBLE) {
  1748. ath_dbg(common, ATH_DBG_CONFIG, "BSS Changed PREAMBLE %d\n",
  1749. bss_conf->use_short_preamble);
  1750. if (bss_conf->use_short_preamble)
  1751. sc->sc_flags |= SC_OP_PREAMBLE_SHORT;
  1752. else
  1753. sc->sc_flags &= ~SC_OP_PREAMBLE_SHORT;
  1754. }
  1755. if (changed & BSS_CHANGED_ERP_CTS_PROT) {
  1756. ath_dbg(common, ATH_DBG_CONFIG, "BSS Changed CTS PROT %d\n",
  1757. bss_conf->use_cts_prot);
  1758. if (bss_conf->use_cts_prot &&
  1759. hw->conf.channel->band != IEEE80211_BAND_5GHZ)
  1760. sc->sc_flags |= SC_OP_PROTECT_ENABLE;
  1761. else
  1762. sc->sc_flags &= ~SC_OP_PROTECT_ENABLE;
  1763. }
  1764. if (changed & BSS_CHANGED_ASSOC) {
  1765. ath_dbg(common, ATH_DBG_CONFIG, "BSS Changed ASSOC %d\n",
  1766. bss_conf->assoc);
  1767. ath9k_bss_assoc_info(sc, hw, vif, bss_conf);
  1768. }
  1769. mutex_unlock(&sc->mutex);
  1770. }
  1771. static u64 ath9k_get_tsf(struct ieee80211_hw *hw)
  1772. {
  1773. u64 tsf;
  1774. struct ath_wiphy *aphy = hw->priv;
  1775. struct ath_softc *sc = aphy->sc;
  1776. mutex_lock(&sc->mutex);
  1777. ath9k_ps_wakeup(sc);
  1778. tsf = ath9k_hw_gettsf64(sc->sc_ah);
  1779. ath9k_ps_restore(sc);
  1780. mutex_unlock(&sc->mutex);
  1781. return tsf;
  1782. }
  1783. static void ath9k_set_tsf(struct ieee80211_hw *hw, u64 tsf)
  1784. {
  1785. struct ath_wiphy *aphy = hw->priv;
  1786. struct ath_softc *sc = aphy->sc;
  1787. mutex_lock(&sc->mutex);
  1788. ath9k_ps_wakeup(sc);
  1789. ath9k_hw_settsf64(sc->sc_ah, tsf);
  1790. ath9k_ps_restore(sc);
  1791. mutex_unlock(&sc->mutex);
  1792. }
  1793. static void ath9k_reset_tsf(struct ieee80211_hw *hw)
  1794. {
  1795. struct ath_wiphy *aphy = hw->priv;
  1796. struct ath_softc *sc = aphy->sc;
  1797. mutex_lock(&sc->mutex);
  1798. ath9k_ps_wakeup(sc);
  1799. ath9k_hw_reset_tsf(sc->sc_ah);
  1800. ath9k_ps_restore(sc);
  1801. mutex_unlock(&sc->mutex);
  1802. }
  1803. static int ath9k_ampdu_action(struct ieee80211_hw *hw,
  1804. struct ieee80211_vif *vif,
  1805. enum ieee80211_ampdu_mlme_action action,
  1806. struct ieee80211_sta *sta,
  1807. u16 tid, u16 *ssn, u8 buf_size)
  1808. {
  1809. struct ath_wiphy *aphy = hw->priv;
  1810. struct ath_softc *sc = aphy->sc;
  1811. int ret = 0;
  1812. local_bh_disable();
  1813. switch (action) {
  1814. case IEEE80211_AMPDU_RX_START:
  1815. if (!(sc->sc_flags & SC_OP_RXAGGR))
  1816. ret = -ENOTSUPP;
  1817. break;
  1818. case IEEE80211_AMPDU_RX_STOP:
  1819. break;
  1820. case IEEE80211_AMPDU_TX_START:
  1821. if (!(sc->sc_flags & SC_OP_TXAGGR))
  1822. return -EOPNOTSUPP;
  1823. ath9k_ps_wakeup(sc);
  1824. ret = ath_tx_aggr_start(sc, sta, tid, ssn);
  1825. if (!ret)
  1826. ieee80211_start_tx_ba_cb_irqsafe(vif, sta->addr, tid);
  1827. ath9k_ps_restore(sc);
  1828. break;
  1829. case IEEE80211_AMPDU_TX_STOP:
  1830. ath9k_ps_wakeup(sc);
  1831. ath_tx_aggr_stop(sc, sta, tid);
  1832. ieee80211_stop_tx_ba_cb_irqsafe(vif, sta->addr, tid);
  1833. ath9k_ps_restore(sc);
  1834. break;
  1835. case IEEE80211_AMPDU_TX_OPERATIONAL:
  1836. ath9k_ps_wakeup(sc);
  1837. ath_tx_aggr_resume(sc, sta, tid);
  1838. ath9k_ps_restore(sc);
  1839. break;
  1840. default:
  1841. ath_err(ath9k_hw_common(sc->sc_ah), "Unknown AMPDU action\n");
  1842. }
  1843. local_bh_enable();
  1844. return ret;
  1845. }
  1846. static int ath9k_get_survey(struct ieee80211_hw *hw, int idx,
  1847. struct survey_info *survey)
  1848. {
  1849. struct ath_wiphy *aphy = hw->priv;
  1850. struct ath_softc *sc = aphy->sc;
  1851. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  1852. struct ieee80211_supported_band *sband;
  1853. struct ieee80211_channel *chan;
  1854. unsigned long flags;
  1855. int pos;
  1856. spin_lock_irqsave(&common->cc_lock, flags);
  1857. if (idx == 0)
  1858. ath_update_survey_stats(sc);
  1859. sband = hw->wiphy->bands[IEEE80211_BAND_2GHZ];
  1860. if (sband && idx >= sband->n_channels) {
  1861. idx -= sband->n_channels;
  1862. sband = NULL;
  1863. }
  1864. if (!sband)
  1865. sband = hw->wiphy->bands[IEEE80211_BAND_5GHZ];
  1866. if (!sband || idx >= sband->n_channels) {
  1867. spin_unlock_irqrestore(&common->cc_lock, flags);
  1868. return -ENOENT;
  1869. }
  1870. chan = &sband->channels[idx];
  1871. pos = chan->hw_value;
  1872. memcpy(survey, &sc->survey[pos], sizeof(*survey));
  1873. survey->channel = chan;
  1874. spin_unlock_irqrestore(&common->cc_lock, flags);
  1875. return 0;
  1876. }
  1877. static void ath9k_sw_scan_start(struct ieee80211_hw *hw)
  1878. {
  1879. struct ath_wiphy *aphy = hw->priv;
  1880. struct ath_softc *sc = aphy->sc;
  1881. mutex_lock(&sc->mutex);
  1882. if (ath9k_wiphy_scanning(sc)) {
  1883. /*
  1884. * There is a race here in mac80211 but fixing it requires
  1885. * we revisit how we handle the scan complete callback.
  1886. * After mac80211 fixes we will not have configured hardware
  1887. * to the home channel nor would we have configured the RX
  1888. * filter yet.
  1889. */
  1890. mutex_unlock(&sc->mutex);
  1891. return;
  1892. }
  1893. aphy->state = ATH_WIPHY_SCAN;
  1894. ath9k_wiphy_pause_all_forced(sc, aphy);
  1895. mutex_unlock(&sc->mutex);
  1896. }
  1897. /*
  1898. * XXX: this requires a revisit after the driver
  1899. * scan_complete gets moved to another place/removed in mac80211.
  1900. */
  1901. static void ath9k_sw_scan_complete(struct ieee80211_hw *hw)
  1902. {
  1903. struct ath_wiphy *aphy = hw->priv;
  1904. struct ath_softc *sc = aphy->sc;
  1905. mutex_lock(&sc->mutex);
  1906. aphy->state = ATH_WIPHY_ACTIVE;
  1907. mutex_unlock(&sc->mutex);
  1908. }
  1909. static void ath9k_set_coverage_class(struct ieee80211_hw *hw, u8 coverage_class)
  1910. {
  1911. struct ath_wiphy *aphy = hw->priv;
  1912. struct ath_softc *sc = aphy->sc;
  1913. struct ath_hw *ah = sc->sc_ah;
  1914. mutex_lock(&sc->mutex);
  1915. ah->coverage_class = coverage_class;
  1916. ath9k_hw_init_global_settings(ah);
  1917. mutex_unlock(&sc->mutex);
  1918. }
  1919. struct ieee80211_ops ath9k_ops = {
  1920. .tx = ath9k_tx,
  1921. .start = ath9k_start,
  1922. .stop = ath9k_stop,
  1923. .add_interface = ath9k_add_interface,
  1924. .change_interface = ath9k_change_interface,
  1925. .remove_interface = ath9k_remove_interface,
  1926. .config = ath9k_config,
  1927. .configure_filter = ath9k_configure_filter,
  1928. .sta_add = ath9k_sta_add,
  1929. .sta_remove = ath9k_sta_remove,
  1930. .conf_tx = ath9k_conf_tx,
  1931. .bss_info_changed = ath9k_bss_info_changed,
  1932. .set_key = ath9k_set_key,
  1933. .get_tsf = ath9k_get_tsf,
  1934. .set_tsf = ath9k_set_tsf,
  1935. .reset_tsf = ath9k_reset_tsf,
  1936. .ampdu_action = ath9k_ampdu_action,
  1937. .get_survey = ath9k_get_survey,
  1938. .sw_scan_start = ath9k_sw_scan_start,
  1939. .sw_scan_complete = ath9k_sw_scan_complete,
  1940. .rfkill_poll = ath9k_rfkill_poll_state,
  1941. .set_coverage_class = ath9k_set_coverage_class,
  1942. };