reboot.c 17 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642
  1. #include <linux/module.h>
  2. #include <linux/reboot.h>
  3. #include <linux/init.h>
  4. #include <linux/pm.h>
  5. #include <linux/efi.h>
  6. #include <acpi/reboot.h>
  7. #include <asm/io.h>
  8. #include <asm/apic.h>
  9. #include <asm/desc.h>
  10. #include <asm/hpet.h>
  11. #include <asm/pgtable.h>
  12. #include <asm/proto.h>
  13. #include <asm/reboot_fixups.h>
  14. #include <asm/reboot.h>
  15. #ifdef CONFIG_X86_32
  16. # include <linux/dmi.h>
  17. # include <linux/ctype.h>
  18. # include <linux/mc146818rtc.h>
  19. #else
  20. # include <asm/iommu.h>
  21. #endif
  22. #include <mach_ipi.h>
  23. /*
  24. * Power off function, if any
  25. */
  26. void (*pm_power_off)(void);
  27. EXPORT_SYMBOL(pm_power_off);
  28. static const struct desc_ptr no_idt = {};
  29. static int reboot_mode;
  30. enum reboot_type reboot_type = BOOT_KBD;
  31. int reboot_force;
  32. #if defined(CONFIG_X86_32) && defined(CONFIG_SMP)
  33. static int reboot_cpu = -1;
  34. #endif
  35. /* This is set by the PCI code if either type 1 or type 2 PCI is detected */
  36. bool port_cf9_safe = false;
  37. /* reboot=b[ios] | s[mp] | t[riple] | k[bd] | e[fi] [, [w]arm | [c]old] | p[ci]
  38. warm Don't set the cold reboot flag
  39. cold Set the cold reboot flag
  40. bios Reboot by jumping through the BIOS (only for X86_32)
  41. smp Reboot by executing reset on BSP or other CPU (only for X86_32)
  42. triple Force a triple fault (init)
  43. kbd Use the keyboard controller. cold reset (default)
  44. acpi Use the RESET_REG in the FADT
  45. efi Use efi reset_system runtime service
  46. pci Use the so-called "PCI reset register", CF9
  47. force Avoid anything that could hang.
  48. */
  49. static int __init reboot_setup(char *str)
  50. {
  51. for (;;) {
  52. switch (*str) {
  53. case 'w':
  54. reboot_mode = 0x1234;
  55. break;
  56. case 'c':
  57. reboot_mode = 0;
  58. break;
  59. #ifdef CONFIG_X86_32
  60. #ifdef CONFIG_SMP
  61. case 's':
  62. if (isdigit(*(str+1))) {
  63. reboot_cpu = (int) (*(str+1) - '0');
  64. if (isdigit(*(str+2)))
  65. reboot_cpu = reboot_cpu*10 + (int)(*(str+2) - '0');
  66. }
  67. /* we will leave sorting out the final value
  68. when we are ready to reboot, since we might not
  69. have set up boot_cpu_id or smp_num_cpu */
  70. break;
  71. #endif /* CONFIG_SMP */
  72. case 'b':
  73. #endif
  74. case 'a':
  75. case 'k':
  76. case 't':
  77. case 'e':
  78. case 'p':
  79. reboot_type = *str;
  80. break;
  81. case 'f':
  82. reboot_force = 1;
  83. break;
  84. }
  85. str = strchr(str, ',');
  86. if (str)
  87. str++;
  88. else
  89. break;
  90. }
  91. return 1;
  92. }
  93. __setup("reboot=", reboot_setup);
  94. #ifdef CONFIG_X86_32
  95. /*
  96. * Reboot options and system auto-detection code provided by
  97. * Dell Inc. so their systems "just work". :-)
  98. */
  99. /*
  100. * Some machines require the "reboot=b" commandline option,
  101. * this quirk makes that automatic.
  102. */
  103. static int __init set_bios_reboot(const struct dmi_system_id *d)
  104. {
  105. if (reboot_type != BOOT_BIOS) {
  106. reboot_type = BOOT_BIOS;
  107. printk(KERN_INFO "%s series board detected. Selecting BIOS-method for reboots.\n", d->ident);
  108. }
  109. return 0;
  110. }
  111. static struct dmi_system_id __initdata reboot_dmi_table[] = {
  112. { /* Handle problems with rebooting on Dell E520's */
  113. .callback = set_bios_reboot,
  114. .ident = "Dell E520",
  115. .matches = {
  116. DMI_MATCH(DMI_SYS_VENDOR, "Dell Inc."),
  117. DMI_MATCH(DMI_PRODUCT_NAME, "Dell DM061"),
  118. },
  119. },
  120. { /* Handle problems with rebooting on Dell 1300's */
  121. .callback = set_bios_reboot,
  122. .ident = "Dell PowerEdge 1300",
  123. .matches = {
  124. DMI_MATCH(DMI_SYS_VENDOR, "Dell Computer Corporation"),
  125. DMI_MATCH(DMI_PRODUCT_NAME, "PowerEdge 1300/"),
  126. },
  127. },
  128. { /* Handle problems with rebooting on Dell 300's */
  129. .callback = set_bios_reboot,
  130. .ident = "Dell PowerEdge 300",
  131. .matches = {
  132. DMI_MATCH(DMI_SYS_VENDOR, "Dell Computer Corporation"),
  133. DMI_MATCH(DMI_PRODUCT_NAME, "PowerEdge 300/"),
  134. },
  135. },
  136. { /* Handle problems with rebooting on Dell Optiplex 745's SFF*/
  137. .callback = set_bios_reboot,
  138. .ident = "Dell OptiPlex 745",
  139. .matches = {
  140. DMI_MATCH(DMI_SYS_VENDOR, "Dell Inc."),
  141. DMI_MATCH(DMI_PRODUCT_NAME, "OptiPlex 745"),
  142. },
  143. },
  144. { /* Handle problems with rebooting on Dell Optiplex 745's DFF*/
  145. .callback = set_bios_reboot,
  146. .ident = "Dell OptiPlex 745",
  147. .matches = {
  148. DMI_MATCH(DMI_SYS_VENDOR, "Dell Inc."),
  149. DMI_MATCH(DMI_PRODUCT_NAME, "OptiPlex 745"),
  150. DMI_MATCH(DMI_BOARD_NAME, "0MM599"),
  151. },
  152. },
  153. { /* Handle problems with rebooting on Dell Optiplex 745 with 0KW626 */
  154. .callback = set_bios_reboot,
  155. .ident = "Dell OptiPlex 745",
  156. .matches = {
  157. DMI_MATCH(DMI_SYS_VENDOR, "Dell Inc."),
  158. DMI_MATCH(DMI_PRODUCT_NAME, "OptiPlex 745"),
  159. DMI_MATCH(DMI_BOARD_NAME, "0KW626"),
  160. },
  161. },
  162. { /* Handle problems with rebooting on Dell Optiplex 330 with 0KP561 */
  163. .callback = set_bios_reboot,
  164. .ident = "Dell OptiPlex 330",
  165. .matches = {
  166. DMI_MATCH(DMI_SYS_VENDOR, "Dell Inc."),
  167. DMI_MATCH(DMI_PRODUCT_NAME, "OptiPlex 330"),
  168. DMI_MATCH(DMI_BOARD_NAME, "0KP561"),
  169. },
  170. },
  171. { /* Handle problems with rebooting on Dell 2400's */
  172. .callback = set_bios_reboot,
  173. .ident = "Dell PowerEdge 2400",
  174. .matches = {
  175. DMI_MATCH(DMI_SYS_VENDOR, "Dell Computer Corporation"),
  176. DMI_MATCH(DMI_PRODUCT_NAME, "PowerEdge 2400"),
  177. },
  178. },
  179. { /* Handle problems with rebooting on Dell T5400's */
  180. .callback = set_bios_reboot,
  181. .ident = "Dell Precision T5400",
  182. .matches = {
  183. DMI_MATCH(DMI_SYS_VENDOR, "Dell Inc."),
  184. DMI_MATCH(DMI_PRODUCT_NAME, "Precision WorkStation T5400"),
  185. },
  186. },
  187. { /* Handle problems with rebooting on HP laptops */
  188. .callback = set_bios_reboot,
  189. .ident = "HP Compaq Laptop",
  190. .matches = {
  191. DMI_MATCH(DMI_SYS_VENDOR, "Hewlett-Packard"),
  192. DMI_MATCH(DMI_PRODUCT_NAME, "HP Compaq"),
  193. },
  194. },
  195. { }
  196. };
  197. static int __init reboot_init(void)
  198. {
  199. dmi_check_system(reboot_dmi_table);
  200. return 0;
  201. }
  202. core_initcall(reboot_init);
  203. /* The following code and data reboots the machine by switching to real
  204. mode and jumping to the BIOS reset entry point, as if the CPU has
  205. really been reset. The previous version asked the keyboard
  206. controller to pulse the CPU reset line, which is more thorough, but
  207. doesn't work with at least one type of 486 motherboard. It is easy
  208. to stop this code working; hence the copious comments. */
  209. static const unsigned long long
  210. real_mode_gdt_entries [3] =
  211. {
  212. 0x0000000000000000ULL, /* Null descriptor */
  213. 0x00009b000000ffffULL, /* 16-bit real-mode 64k code at 0x00000000 */
  214. 0x000093000100ffffULL /* 16-bit real-mode 64k data at 0x00000100 */
  215. };
  216. static const struct desc_ptr
  217. real_mode_gdt = { sizeof (real_mode_gdt_entries) - 1, (long)real_mode_gdt_entries },
  218. real_mode_idt = { 0x3ff, 0 };
  219. /* This is 16-bit protected mode code to disable paging and the cache,
  220. switch to real mode and jump to the BIOS reset code.
  221. The instruction that switches to real mode by writing to CR0 must be
  222. followed immediately by a far jump instruction, which set CS to a
  223. valid value for real mode, and flushes the prefetch queue to avoid
  224. running instructions that have already been decoded in protected
  225. mode.
  226. Clears all the flags except ET, especially PG (paging), PE
  227. (protected-mode enable) and TS (task switch for coprocessor state
  228. save). Flushes the TLB after paging has been disabled. Sets CD and
  229. NW, to disable the cache on a 486, and invalidates the cache. This
  230. is more like the state of a 486 after reset. I don't know if
  231. something else should be done for other chips.
  232. More could be done here to set up the registers as if a CPU reset had
  233. occurred; hopefully real BIOSs don't assume much. */
  234. static const unsigned char real_mode_switch [] =
  235. {
  236. 0x66, 0x0f, 0x20, 0xc0, /* movl %cr0,%eax */
  237. 0x66, 0x83, 0xe0, 0x11, /* andl $0x00000011,%eax */
  238. 0x66, 0x0d, 0x00, 0x00, 0x00, 0x60, /* orl $0x60000000,%eax */
  239. 0x66, 0x0f, 0x22, 0xc0, /* movl %eax,%cr0 */
  240. 0x66, 0x0f, 0x22, 0xd8, /* movl %eax,%cr3 */
  241. 0x66, 0x0f, 0x20, 0xc3, /* movl %cr0,%ebx */
  242. 0x66, 0x81, 0xe3, 0x00, 0x00, 0x00, 0x60, /* andl $0x60000000,%ebx */
  243. 0x74, 0x02, /* jz f */
  244. 0x0f, 0x09, /* wbinvd */
  245. 0x24, 0x10, /* f: andb $0x10,al */
  246. 0x66, 0x0f, 0x22, 0xc0 /* movl %eax,%cr0 */
  247. };
  248. static const unsigned char jump_to_bios [] =
  249. {
  250. 0xea, 0x00, 0x00, 0xff, 0xff /* ljmp $0xffff,$0x0000 */
  251. };
  252. /*
  253. * Switch to real mode and then execute the code
  254. * specified by the code and length parameters.
  255. * We assume that length will aways be less that 100!
  256. */
  257. void machine_real_restart(const unsigned char *code, int length)
  258. {
  259. local_irq_disable();
  260. /* Write zero to CMOS register number 0x0f, which the BIOS POST
  261. routine will recognize as telling it to do a proper reboot. (Well
  262. that's what this book in front of me says -- it may only apply to
  263. the Phoenix BIOS though, it's not clear). At the same time,
  264. disable NMIs by setting the top bit in the CMOS address register,
  265. as we're about to do peculiar things to the CPU. I'm not sure if
  266. `outb_p' is needed instead of just `outb'. Use it to be on the
  267. safe side. (Yes, CMOS_WRITE does outb_p's. - Paul G.)
  268. */
  269. spin_lock(&rtc_lock);
  270. CMOS_WRITE(0x00, 0x8f);
  271. spin_unlock(&rtc_lock);
  272. /* Remap the kernel at virtual address zero, as well as offset zero
  273. from the kernel segment. This assumes the kernel segment starts at
  274. virtual address PAGE_OFFSET. */
  275. memcpy(swapper_pg_dir, swapper_pg_dir + KERNEL_PGD_BOUNDARY,
  276. sizeof(swapper_pg_dir [0]) * KERNEL_PGD_PTRS);
  277. /*
  278. * Use `swapper_pg_dir' as our page directory.
  279. */
  280. load_cr3(swapper_pg_dir);
  281. /* Write 0x1234 to absolute memory location 0x472. The BIOS reads
  282. this on booting to tell it to "Bypass memory test (also warm
  283. boot)". This seems like a fairly standard thing that gets set by
  284. REBOOT.COM programs, and the previous reset routine did this
  285. too. */
  286. *((unsigned short *)0x472) = reboot_mode;
  287. /* For the switch to real mode, copy some code to low memory. It has
  288. to be in the first 64k because it is running in 16-bit mode, and it
  289. has to have the same physical and virtual address, because it turns
  290. off paging. Copy it near the end of the first page, out of the way
  291. of BIOS variables. */
  292. memcpy((void *)(0x1000 - sizeof(real_mode_switch) - 100),
  293. real_mode_switch, sizeof (real_mode_switch));
  294. memcpy((void *)(0x1000 - 100), code, length);
  295. /* Set up the IDT for real mode. */
  296. load_idt(&real_mode_idt);
  297. /* Set up a GDT from which we can load segment descriptors for real
  298. mode. The GDT is not used in real mode; it is just needed here to
  299. prepare the descriptors. */
  300. load_gdt(&real_mode_gdt);
  301. /* Load the data segment registers, and thus the descriptors ready for
  302. real mode. The base address of each segment is 0x100, 16 times the
  303. selector value being loaded here. This is so that the segment
  304. registers don't have to be reloaded after switching to real mode:
  305. the values are consistent for real mode operation already. */
  306. __asm__ __volatile__ ("movl $0x0010,%%eax\n"
  307. "\tmovl %%eax,%%ds\n"
  308. "\tmovl %%eax,%%es\n"
  309. "\tmovl %%eax,%%fs\n"
  310. "\tmovl %%eax,%%gs\n"
  311. "\tmovl %%eax,%%ss" : : : "eax");
  312. /* Jump to the 16-bit code that we copied earlier. It disables paging
  313. and the cache, switches to real mode, and jumps to the BIOS reset
  314. entry point. */
  315. __asm__ __volatile__ ("ljmp $0x0008,%0"
  316. :
  317. : "i" ((void *)(0x1000 - sizeof (real_mode_switch) - 100)));
  318. }
  319. #ifdef CONFIG_APM_MODULE
  320. EXPORT_SYMBOL(machine_real_restart);
  321. #endif
  322. #endif /* CONFIG_X86_32 */
  323. static inline void kb_wait(void)
  324. {
  325. int i;
  326. for (i = 0; i < 0x10000; i++) {
  327. if ((inb(0x64) & 0x02) == 0)
  328. break;
  329. udelay(2);
  330. }
  331. }
  332. void __attribute__((weak)) mach_reboot_fixups(void)
  333. {
  334. }
  335. static void native_machine_emergency_restart(void)
  336. {
  337. int i;
  338. /* Tell the BIOS if we want cold or warm reboot */
  339. *((unsigned short *)__va(0x472)) = reboot_mode;
  340. for (;;) {
  341. /* Could also try the reset bit in the Hammer NB */
  342. switch (reboot_type) {
  343. case BOOT_KBD:
  344. mach_reboot_fixups(); /* for board specific fixups */
  345. for (i = 0; i < 10; i++) {
  346. kb_wait();
  347. udelay(50);
  348. outb(0xfe, 0x64); /* pulse reset low */
  349. udelay(50);
  350. }
  351. case BOOT_TRIPLE:
  352. load_idt(&no_idt);
  353. __asm__ __volatile__("int3");
  354. reboot_type = BOOT_KBD;
  355. break;
  356. #ifdef CONFIG_X86_32
  357. case BOOT_BIOS:
  358. machine_real_restart(jump_to_bios, sizeof(jump_to_bios));
  359. reboot_type = BOOT_KBD;
  360. break;
  361. #endif
  362. case BOOT_ACPI:
  363. acpi_reboot();
  364. reboot_type = BOOT_KBD;
  365. break;
  366. case BOOT_EFI:
  367. if (efi_enabled)
  368. efi.reset_system(reboot_mode ?
  369. EFI_RESET_WARM :
  370. EFI_RESET_COLD,
  371. EFI_SUCCESS, 0, NULL);
  372. reboot_type = BOOT_KBD;
  373. break;
  374. case BOOT_CF9:
  375. port_cf9_safe = true;
  376. /* fall through */
  377. case BOOT_CF9_COND:
  378. if (port_cf9_safe) {
  379. u8 cf9 = inb(0xcf9) & ~6;
  380. outb(cf9|2, 0xcf9); /* Request hard reset */
  381. udelay(50);
  382. outb(cf9|6, 0xcf9); /* Actually do the reset */
  383. udelay(50);
  384. }
  385. reboot_type = BOOT_KBD;
  386. break;
  387. }
  388. }
  389. }
  390. void native_machine_shutdown(void)
  391. {
  392. /* Stop the cpus and apics */
  393. #ifdef CONFIG_SMP
  394. /* The boot cpu is always logical cpu 0 */
  395. int reboot_cpu_id = 0;
  396. #ifdef CONFIG_X86_32
  397. /* See if there has been given a command line override */
  398. if ((reboot_cpu != -1) && (reboot_cpu < NR_CPUS) &&
  399. cpu_online(reboot_cpu))
  400. reboot_cpu_id = reboot_cpu;
  401. #endif
  402. /* Make certain the cpu I'm about to reboot on is online */
  403. if (!cpu_online(reboot_cpu_id))
  404. reboot_cpu_id = smp_processor_id();
  405. /* Make certain I only run on the appropriate processor */
  406. set_cpus_allowed_ptr(current, &cpumask_of_cpu(reboot_cpu_id));
  407. /* O.K Now that I'm on the appropriate processor,
  408. * stop all of the others.
  409. */
  410. smp_send_stop();
  411. #endif
  412. lapic_shutdown();
  413. #ifdef CONFIG_X86_IO_APIC
  414. disable_IO_APIC();
  415. #endif
  416. #ifdef CONFIG_HPET_TIMER
  417. hpet_disable();
  418. #endif
  419. #ifdef CONFIG_X86_64
  420. pci_iommu_shutdown();
  421. #endif
  422. }
  423. static void native_machine_restart(char *__unused)
  424. {
  425. printk("machine restart\n");
  426. if (!reboot_force)
  427. machine_shutdown();
  428. machine_emergency_restart();
  429. }
  430. static void native_machine_halt(void)
  431. {
  432. /* stop other cpus and apics */
  433. machine_shutdown();
  434. /* stop this cpu */
  435. stop_this_cpu(NULL);
  436. }
  437. static void native_machine_power_off(void)
  438. {
  439. if (pm_power_off) {
  440. if (!reboot_force)
  441. machine_shutdown();
  442. pm_power_off();
  443. }
  444. }
  445. struct machine_ops machine_ops = {
  446. .power_off = native_machine_power_off,
  447. .shutdown = native_machine_shutdown,
  448. .emergency_restart = native_machine_emergency_restart,
  449. .restart = native_machine_restart,
  450. .halt = native_machine_halt,
  451. #ifdef CONFIG_KEXEC
  452. .crash_shutdown = native_machine_crash_shutdown,
  453. #endif
  454. };
  455. void machine_power_off(void)
  456. {
  457. machine_ops.power_off();
  458. }
  459. void machine_shutdown(void)
  460. {
  461. machine_ops.shutdown();
  462. }
  463. void machine_emergency_restart(void)
  464. {
  465. machine_ops.emergency_restart();
  466. }
  467. void machine_restart(char *cmd)
  468. {
  469. machine_ops.restart(cmd);
  470. }
  471. void machine_halt(void)
  472. {
  473. machine_ops.halt();
  474. }
  475. #ifdef CONFIG_KEXEC
  476. void machine_crash_shutdown(struct pt_regs *regs)
  477. {
  478. machine_ops.crash_shutdown(regs);
  479. }
  480. #endif
  481. #if defined(CONFIG_SMP)
  482. /* This keeps a track of which one is crashing cpu. */
  483. static int crashing_cpu;
  484. static nmi_shootdown_cb shootdown_callback;
  485. static atomic_t waiting_for_crash_ipi;
  486. static int crash_nmi_callback(struct notifier_block *self,
  487. unsigned long val, void *data)
  488. {
  489. int cpu;
  490. if (val != DIE_NMI_IPI)
  491. return NOTIFY_OK;
  492. cpu = raw_smp_processor_id();
  493. /* Don't do anything if this handler is invoked on crashing cpu.
  494. * Otherwise, system will completely hang. Crashing cpu can get
  495. * an NMI if system was initially booted with nmi_watchdog parameter.
  496. */
  497. if (cpu == crashing_cpu)
  498. return NOTIFY_STOP;
  499. local_irq_disable();
  500. shootdown_callback(cpu, (struct die_args *)data);
  501. atomic_dec(&waiting_for_crash_ipi);
  502. /* Assume hlt works */
  503. halt();
  504. for (;;)
  505. cpu_relax();
  506. return 1;
  507. }
  508. static void smp_send_nmi_allbutself(void)
  509. {
  510. send_IPI_allbutself(NMI_VECTOR);
  511. }
  512. static struct notifier_block crash_nmi_nb = {
  513. .notifier_call = crash_nmi_callback,
  514. };
  515. /* Halt all other CPUs, calling the specified function on each of them
  516. *
  517. * This function can be used to halt all other CPUs on crash
  518. * or emergency reboot time. The function passed as parameter
  519. * will be called inside a NMI handler on all CPUs.
  520. */
  521. void nmi_shootdown_cpus(nmi_shootdown_cb callback)
  522. {
  523. unsigned long msecs;
  524. local_irq_disable();
  525. /* Make a note of crashing cpu. Will be used in NMI callback.*/
  526. crashing_cpu = safe_smp_processor_id();
  527. shootdown_callback = callback;
  528. atomic_set(&waiting_for_crash_ipi, num_online_cpus() - 1);
  529. /* Would it be better to replace the trap vector here? */
  530. if (register_die_notifier(&crash_nmi_nb))
  531. return; /* return what? */
  532. /* Ensure the new callback function is set before sending
  533. * out the NMI
  534. */
  535. wmb();
  536. smp_send_nmi_allbutself();
  537. msecs = 1000; /* Wait at most a second for the other cpus to stop */
  538. while ((atomic_read(&waiting_for_crash_ipi) > 0) && msecs) {
  539. mdelay(1);
  540. msecs--;
  541. }
  542. /* Leave the nmi callback set */
  543. }
  544. #else /* !CONFIG_SMP */
  545. void nmi_shootdown_cpus(nmi_shootdown_cb callback)
  546. {
  547. /* No other CPUs to shoot down */
  548. }
  549. #endif