qla_isr.c 80 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382238323842385238623872388238923902391239223932394239523962397239823992400240124022403240424052406240724082409241024112412241324142415241624172418241924202421242224232424242524262427242824292430243124322433243424352436243724382439244024412442244324442445244624472448244924502451245224532454245524562457245824592460246124622463246424652466246724682469247024712472247324742475247624772478247924802481248224832484248524862487248824892490249124922493249424952496249724982499250025012502250325042505250625072508250925102511251225132514251525162517251825192520252125222523252425252526252725282529253025312532253325342535253625372538253925402541254225432544254525462547254825492550255125522553255425552556255725582559256025612562256325642565256625672568256925702571257225732574257525762577257825792580258125822583258425852586258725882589259025912592259325942595259625972598259926002601260226032604260526062607260826092610261126122613261426152616261726182619262026212622262326242625262626272628262926302631263226332634263526362637263826392640264126422643264426452646264726482649265026512652265326542655265626572658265926602661266226632664266526662667266826692670267126722673267426752676267726782679268026812682268326842685268626872688268926902691269226932694269526962697269826992700270127022703270427052706270727082709271027112712271327142715271627172718271927202721272227232724272527262727272827292730273127322733273427352736273727382739274027412742274327442745274627472748274927502751275227532754275527562757275827592760276127622763276427652766276727682769277027712772277327742775277627772778277927802781278227832784278527862787278827892790279127922793279427952796279727982799280028012802280328042805280628072808280928102811281228132814281528162817281828192820282128222823282428252826282728282829283028312832283328342835283628372838283928402841284228432844284528462847284828492850285128522853285428552856285728582859286028612862286328642865286628672868286928702871287228732874287528762877287828792880288128822883288428852886288728882889289028912892289328942895289628972898289929002901290229032904290529062907290829092910291129122913291429152916291729182919292029212922292329242925292629272928292929302931293229332934293529362937293829392940294129422943294429452946294729482949295029512952295329542955295629572958295929602961296229632964296529662967296829692970297129722973297429752976297729782979298029812982298329842985298629872988298929902991299229932994299529962997299829993000
  1. /*
  2. * QLogic Fibre Channel HBA Driver
  3. * Copyright (c) 2003-2012 QLogic Corporation
  4. *
  5. * See LICENSE.qla2xxx for copyright and licensing details.
  6. */
  7. #include "qla_def.h"
  8. #include "qla_target.h"
  9. #include <linux/delay.h>
  10. #include <linux/slab.h>
  11. #include <scsi/scsi_tcq.h>
  12. #include <scsi/scsi_bsg_fc.h>
  13. #include <scsi/scsi_eh.h>
  14. static void qla2x00_mbx_completion(scsi_qla_host_t *, uint16_t);
  15. static void qla2x00_process_completed_request(struct scsi_qla_host *,
  16. struct req_que *, uint32_t);
  17. static void qla2x00_status_entry(scsi_qla_host_t *, struct rsp_que *, void *);
  18. static void qla2x00_status_cont_entry(struct rsp_que *, sts_cont_entry_t *);
  19. static void qla2x00_error_entry(scsi_qla_host_t *, struct rsp_que *,
  20. sts_entry_t *);
  21. /**
  22. * qla2100_intr_handler() - Process interrupts for the ISP2100 and ISP2200.
  23. * @irq:
  24. * @dev_id: SCSI driver HA context
  25. *
  26. * Called by system whenever the host adapter generates an interrupt.
  27. *
  28. * Returns handled flag.
  29. */
  30. irqreturn_t
  31. qla2100_intr_handler(int irq, void *dev_id)
  32. {
  33. scsi_qla_host_t *vha;
  34. struct qla_hw_data *ha;
  35. struct device_reg_2xxx __iomem *reg;
  36. int status;
  37. unsigned long iter;
  38. uint16_t hccr;
  39. uint16_t mb[4];
  40. struct rsp_que *rsp;
  41. unsigned long flags;
  42. rsp = (struct rsp_que *) dev_id;
  43. if (!rsp) {
  44. ql_log(ql_log_info, NULL, 0x505d,
  45. "%s: NULL response queue pointer.\n", __func__);
  46. return (IRQ_NONE);
  47. }
  48. ha = rsp->hw;
  49. reg = &ha->iobase->isp;
  50. status = 0;
  51. spin_lock_irqsave(&ha->hardware_lock, flags);
  52. vha = pci_get_drvdata(ha->pdev);
  53. for (iter = 50; iter--; ) {
  54. hccr = RD_REG_WORD(&reg->hccr);
  55. if (hccr & HCCR_RISC_PAUSE) {
  56. if (pci_channel_offline(ha->pdev))
  57. break;
  58. /*
  59. * Issue a "HARD" reset in order for the RISC interrupt
  60. * bit to be cleared. Schedule a big hammer to get
  61. * out of the RISC PAUSED state.
  62. */
  63. WRT_REG_WORD(&reg->hccr, HCCR_RESET_RISC);
  64. RD_REG_WORD(&reg->hccr);
  65. ha->isp_ops->fw_dump(vha, 1);
  66. set_bit(ISP_ABORT_NEEDED, &vha->dpc_flags);
  67. break;
  68. } else if ((RD_REG_WORD(&reg->istatus) & ISR_RISC_INT) == 0)
  69. break;
  70. if (RD_REG_WORD(&reg->semaphore) & BIT_0) {
  71. WRT_REG_WORD(&reg->hccr, HCCR_CLR_RISC_INT);
  72. RD_REG_WORD(&reg->hccr);
  73. /* Get mailbox data. */
  74. mb[0] = RD_MAILBOX_REG(ha, reg, 0);
  75. if (mb[0] > 0x3fff && mb[0] < 0x8000) {
  76. qla2x00_mbx_completion(vha, mb[0]);
  77. status |= MBX_INTERRUPT;
  78. } else if (mb[0] > 0x7fff && mb[0] < 0xc000) {
  79. mb[1] = RD_MAILBOX_REG(ha, reg, 1);
  80. mb[2] = RD_MAILBOX_REG(ha, reg, 2);
  81. mb[3] = RD_MAILBOX_REG(ha, reg, 3);
  82. qla2x00_async_event(vha, rsp, mb);
  83. } else {
  84. /*EMPTY*/
  85. ql_dbg(ql_dbg_async, vha, 0x5025,
  86. "Unrecognized interrupt type (%d).\n",
  87. mb[0]);
  88. }
  89. /* Release mailbox registers. */
  90. WRT_REG_WORD(&reg->semaphore, 0);
  91. RD_REG_WORD(&reg->semaphore);
  92. } else {
  93. qla2x00_process_response_queue(rsp);
  94. WRT_REG_WORD(&reg->hccr, HCCR_CLR_RISC_INT);
  95. RD_REG_WORD(&reg->hccr);
  96. }
  97. }
  98. spin_unlock_irqrestore(&ha->hardware_lock, flags);
  99. if (test_bit(MBX_INTR_WAIT, &ha->mbx_cmd_flags) &&
  100. (status & MBX_INTERRUPT) && ha->flags.mbox_int) {
  101. set_bit(MBX_INTERRUPT, &ha->mbx_cmd_flags);
  102. complete(&ha->mbx_intr_comp);
  103. }
  104. return (IRQ_HANDLED);
  105. }
  106. /**
  107. * qla2300_intr_handler() - Process interrupts for the ISP23xx and ISP63xx.
  108. * @irq:
  109. * @dev_id: SCSI driver HA context
  110. *
  111. * Called by system whenever the host adapter generates an interrupt.
  112. *
  113. * Returns handled flag.
  114. */
  115. irqreturn_t
  116. qla2300_intr_handler(int irq, void *dev_id)
  117. {
  118. scsi_qla_host_t *vha;
  119. struct device_reg_2xxx __iomem *reg;
  120. int status;
  121. unsigned long iter;
  122. uint32_t stat;
  123. uint16_t hccr;
  124. uint16_t mb[4];
  125. struct rsp_que *rsp;
  126. struct qla_hw_data *ha;
  127. unsigned long flags;
  128. rsp = (struct rsp_que *) dev_id;
  129. if (!rsp) {
  130. ql_log(ql_log_info, NULL, 0x5058,
  131. "%s: NULL response queue pointer.\n", __func__);
  132. return (IRQ_NONE);
  133. }
  134. ha = rsp->hw;
  135. reg = &ha->iobase->isp;
  136. status = 0;
  137. spin_lock_irqsave(&ha->hardware_lock, flags);
  138. vha = pci_get_drvdata(ha->pdev);
  139. for (iter = 50; iter--; ) {
  140. stat = RD_REG_DWORD(&reg->u.isp2300.host_status);
  141. if (stat & HSR_RISC_PAUSED) {
  142. if (unlikely(pci_channel_offline(ha->pdev)))
  143. break;
  144. hccr = RD_REG_WORD(&reg->hccr);
  145. if (hccr & (BIT_15 | BIT_13 | BIT_11 | BIT_8))
  146. ql_log(ql_log_warn, vha, 0x5026,
  147. "Parity error -- HCCR=%x, Dumping "
  148. "firmware.\n", hccr);
  149. else
  150. ql_log(ql_log_warn, vha, 0x5027,
  151. "RISC paused -- HCCR=%x, Dumping "
  152. "firmware.\n", hccr);
  153. /*
  154. * Issue a "HARD" reset in order for the RISC
  155. * interrupt bit to be cleared. Schedule a big
  156. * hammer to get out of the RISC PAUSED state.
  157. */
  158. WRT_REG_WORD(&reg->hccr, HCCR_RESET_RISC);
  159. RD_REG_WORD(&reg->hccr);
  160. ha->isp_ops->fw_dump(vha, 1);
  161. set_bit(ISP_ABORT_NEEDED, &vha->dpc_flags);
  162. break;
  163. } else if ((stat & HSR_RISC_INT) == 0)
  164. break;
  165. switch (stat & 0xff) {
  166. case 0x1:
  167. case 0x2:
  168. case 0x10:
  169. case 0x11:
  170. qla2x00_mbx_completion(vha, MSW(stat));
  171. status |= MBX_INTERRUPT;
  172. /* Release mailbox registers. */
  173. WRT_REG_WORD(&reg->semaphore, 0);
  174. break;
  175. case 0x12:
  176. mb[0] = MSW(stat);
  177. mb[1] = RD_MAILBOX_REG(ha, reg, 1);
  178. mb[2] = RD_MAILBOX_REG(ha, reg, 2);
  179. mb[3] = RD_MAILBOX_REG(ha, reg, 3);
  180. qla2x00_async_event(vha, rsp, mb);
  181. break;
  182. case 0x13:
  183. qla2x00_process_response_queue(rsp);
  184. break;
  185. case 0x15:
  186. mb[0] = MBA_CMPLT_1_16BIT;
  187. mb[1] = MSW(stat);
  188. qla2x00_async_event(vha, rsp, mb);
  189. break;
  190. case 0x16:
  191. mb[0] = MBA_SCSI_COMPLETION;
  192. mb[1] = MSW(stat);
  193. mb[2] = RD_MAILBOX_REG(ha, reg, 2);
  194. qla2x00_async_event(vha, rsp, mb);
  195. break;
  196. default:
  197. ql_dbg(ql_dbg_async, vha, 0x5028,
  198. "Unrecognized interrupt type (%d).\n", stat & 0xff);
  199. break;
  200. }
  201. WRT_REG_WORD(&reg->hccr, HCCR_CLR_RISC_INT);
  202. RD_REG_WORD_RELAXED(&reg->hccr);
  203. }
  204. spin_unlock_irqrestore(&ha->hardware_lock, flags);
  205. if (test_bit(MBX_INTR_WAIT, &ha->mbx_cmd_flags) &&
  206. (status & MBX_INTERRUPT) && ha->flags.mbox_int) {
  207. set_bit(MBX_INTERRUPT, &ha->mbx_cmd_flags);
  208. complete(&ha->mbx_intr_comp);
  209. }
  210. return (IRQ_HANDLED);
  211. }
  212. /**
  213. * qla2x00_mbx_completion() - Process mailbox command completions.
  214. * @ha: SCSI driver HA context
  215. * @mb0: Mailbox0 register
  216. */
  217. static void
  218. qla2x00_mbx_completion(scsi_qla_host_t *vha, uint16_t mb0)
  219. {
  220. uint16_t cnt;
  221. uint32_t mboxes;
  222. uint16_t __iomem *wptr;
  223. struct qla_hw_data *ha = vha->hw;
  224. struct device_reg_2xxx __iomem *reg = &ha->iobase->isp;
  225. /* Read all mbox registers? */
  226. mboxes = (1 << ha->mbx_count) - 1;
  227. if (!ha->mcp)
  228. ql_dbg(ql_dbg_async, vha, 0x5001, "MBX pointer ERROR.\n");
  229. else
  230. mboxes = ha->mcp->in_mb;
  231. /* Load return mailbox registers. */
  232. ha->flags.mbox_int = 1;
  233. ha->mailbox_out[0] = mb0;
  234. mboxes >>= 1;
  235. wptr = (uint16_t __iomem *)MAILBOX_REG(ha, reg, 1);
  236. for (cnt = 1; cnt < ha->mbx_count; cnt++) {
  237. if (IS_QLA2200(ha) && cnt == 8)
  238. wptr = (uint16_t __iomem *)MAILBOX_REG(ha, reg, 8);
  239. if ((cnt == 4 || cnt == 5) && (mboxes & BIT_0))
  240. ha->mailbox_out[cnt] = qla2x00_debounce_register(wptr);
  241. else if (mboxes & BIT_0)
  242. ha->mailbox_out[cnt] = RD_REG_WORD(wptr);
  243. wptr++;
  244. mboxes >>= 1;
  245. }
  246. }
  247. static void
  248. qla81xx_idc_event(scsi_qla_host_t *vha, uint16_t aen, uint16_t descr)
  249. {
  250. static char *event[] =
  251. { "Complete", "Request Notification", "Time Extension" };
  252. int rval;
  253. struct device_reg_24xx __iomem *reg24 = &vha->hw->iobase->isp24;
  254. uint16_t __iomem *wptr;
  255. uint16_t cnt, timeout, mb[QLA_IDC_ACK_REGS];
  256. /* Seed data -- mailbox1 -> mailbox7. */
  257. wptr = (uint16_t __iomem *)&reg24->mailbox1;
  258. for (cnt = 0; cnt < QLA_IDC_ACK_REGS; cnt++, wptr++)
  259. mb[cnt] = RD_REG_WORD(wptr);
  260. ql_dbg(ql_dbg_async, vha, 0x5021,
  261. "Inter-Driver Communication %s -- "
  262. "%04x %04x %04x %04x %04x %04x %04x.\n",
  263. event[aen & 0xff], mb[0], mb[1], mb[2], mb[3],
  264. mb[4], mb[5], mb[6]);
  265. if ((aen == MBA_IDC_COMPLETE && mb[1] >> 15)) {
  266. vha->hw->flags.idc_compl_status = 1;
  267. if (vha->hw->notify_dcbx_comp)
  268. complete(&vha->hw->dcbx_comp);
  269. }
  270. /* Acknowledgement needed? [Notify && non-zero timeout]. */
  271. timeout = (descr >> 8) & 0xf;
  272. if (aen != MBA_IDC_NOTIFY || !timeout)
  273. return;
  274. ql_dbg(ql_dbg_async, vha, 0x5022,
  275. "%lu Inter-Driver Communication %s -- ACK timeout=%d.\n",
  276. vha->host_no, event[aen & 0xff], timeout);
  277. rval = qla2x00_post_idc_ack_work(vha, mb);
  278. if (rval != QLA_SUCCESS)
  279. ql_log(ql_log_warn, vha, 0x5023,
  280. "IDC failed to post ACK.\n");
  281. }
  282. #define LS_UNKNOWN 2
  283. const char *
  284. qla2x00_get_link_speed_str(struct qla_hw_data *ha, uint16_t speed)
  285. {
  286. static const char * const link_speeds[] = {
  287. "1", "2", "?", "4", "8", "16", "10"
  288. };
  289. if (IS_QLA2100(ha) || IS_QLA2200(ha))
  290. return link_speeds[0];
  291. else if (speed == 0x13)
  292. return link_speeds[6];
  293. else if (speed < 6)
  294. return link_speeds[speed];
  295. else
  296. return link_speeds[LS_UNKNOWN];
  297. }
  298. static void
  299. qla83xx_handle_8200_aen(scsi_qla_host_t *vha, uint16_t *mb)
  300. {
  301. struct qla_hw_data *ha = vha->hw;
  302. /*
  303. * 8200 AEN Interpretation:
  304. * mb[0] = AEN code
  305. * mb[1] = AEN Reason code
  306. * mb[2] = LSW of Peg-Halt Status-1 Register
  307. * mb[6] = MSW of Peg-Halt Status-1 Register
  308. * mb[3] = LSW of Peg-Halt Status-2 register
  309. * mb[7] = MSW of Peg-Halt Status-2 register
  310. * mb[4] = IDC Device-State Register value
  311. * mb[5] = IDC Driver-Presence Register value
  312. */
  313. ql_dbg(ql_dbg_async, vha, 0x506b, "AEN Code: mb[0] = 0x%x AEN reason: "
  314. "mb[1] = 0x%x PH-status1: mb[2] = 0x%x PH-status1: mb[6] = 0x%x.\n",
  315. mb[0], mb[1], mb[2], mb[6]);
  316. ql_dbg(ql_dbg_async, vha, 0x506c, "PH-status2: mb[3] = 0x%x "
  317. "PH-status2: mb[7] = 0x%x Device-State: mb[4] = 0x%x "
  318. "Drv-Presence: mb[5] = 0x%x.\n", mb[3], mb[7], mb[4], mb[5]);
  319. if (mb[1] & (IDC_PEG_HALT_STATUS_CHANGE | IDC_NIC_FW_REPORTED_FAILURE |
  320. IDC_HEARTBEAT_FAILURE)) {
  321. ha->flags.nic_core_hung = 1;
  322. ql_log(ql_log_warn, vha, 0x5060,
  323. "83XX: F/W Error Reported: Check if reset required.\n");
  324. if (mb[1] & IDC_PEG_HALT_STATUS_CHANGE) {
  325. uint32_t protocol_engine_id, fw_err_code, err_level;
  326. /*
  327. * IDC_PEG_HALT_STATUS_CHANGE interpretation:
  328. * - PEG-Halt Status-1 Register:
  329. * (LSW = mb[2], MSW = mb[6])
  330. * Bits 0-7 = protocol-engine ID
  331. * Bits 8-28 = f/w error code
  332. * Bits 29-31 = Error-level
  333. * Error-level 0x1 = Non-Fatal error
  334. * Error-level 0x2 = Recoverable Fatal error
  335. * Error-level 0x4 = UnRecoverable Fatal error
  336. * - PEG-Halt Status-2 Register:
  337. * (LSW = mb[3], MSW = mb[7])
  338. */
  339. protocol_engine_id = (mb[2] & 0xff);
  340. fw_err_code = (((mb[2] & 0xff00) >> 8) |
  341. ((mb[6] & 0x1fff) << 8));
  342. err_level = ((mb[6] & 0xe000) >> 13);
  343. ql_log(ql_log_warn, vha, 0x5061, "PegHalt Status-1 "
  344. "Register: protocol_engine_id=0x%x "
  345. "fw_err_code=0x%x err_level=0x%x.\n",
  346. protocol_engine_id, fw_err_code, err_level);
  347. ql_log(ql_log_warn, vha, 0x5062, "PegHalt Status-2 "
  348. "Register: 0x%x%x.\n", mb[7], mb[3]);
  349. if (err_level == ERR_LEVEL_NON_FATAL) {
  350. ql_log(ql_log_warn, vha, 0x5063,
  351. "Not a fatal error, f/w has recovered "
  352. "iteself.\n");
  353. } else if (err_level == ERR_LEVEL_RECOVERABLE_FATAL) {
  354. ql_log(ql_log_fatal, vha, 0x5064,
  355. "Recoverable Fatal error: Chip reset "
  356. "required.\n");
  357. qla83xx_schedule_work(vha,
  358. QLA83XX_NIC_CORE_RESET);
  359. } else if (err_level == ERR_LEVEL_UNRECOVERABLE_FATAL) {
  360. ql_log(ql_log_fatal, vha, 0x5065,
  361. "Unrecoverable Fatal error: Set FAILED "
  362. "state, reboot required.\n");
  363. qla83xx_schedule_work(vha,
  364. QLA83XX_NIC_CORE_UNRECOVERABLE);
  365. }
  366. }
  367. if (mb[1] & IDC_NIC_FW_REPORTED_FAILURE) {
  368. uint16_t peg_fw_state, nw_interface_link_up;
  369. uint16_t nw_interface_signal_detect, sfp_status;
  370. uint16_t htbt_counter, htbt_monitor_enable;
  371. uint16_t sfp_additonal_info, sfp_multirate;
  372. uint16_t sfp_tx_fault, link_speed, dcbx_status;
  373. /*
  374. * IDC_NIC_FW_REPORTED_FAILURE interpretation:
  375. * - PEG-to-FC Status Register:
  376. * (LSW = mb[2], MSW = mb[6])
  377. * Bits 0-7 = Peg-Firmware state
  378. * Bit 8 = N/W Interface Link-up
  379. * Bit 9 = N/W Interface signal detected
  380. * Bits 10-11 = SFP Status
  381. * SFP Status 0x0 = SFP+ transceiver not expected
  382. * SFP Status 0x1 = SFP+ transceiver not present
  383. * SFP Status 0x2 = SFP+ transceiver invalid
  384. * SFP Status 0x3 = SFP+ transceiver present and
  385. * valid
  386. * Bits 12-14 = Heartbeat Counter
  387. * Bit 15 = Heartbeat Monitor Enable
  388. * Bits 16-17 = SFP Additional Info
  389. * SFP info 0x0 = Unregocnized transceiver for
  390. * Ethernet
  391. * SFP info 0x1 = SFP+ brand validation failed
  392. * SFP info 0x2 = SFP+ speed validation failed
  393. * SFP info 0x3 = SFP+ access error
  394. * Bit 18 = SFP Multirate
  395. * Bit 19 = SFP Tx Fault
  396. * Bits 20-22 = Link Speed
  397. * Bits 23-27 = Reserved
  398. * Bits 28-30 = DCBX Status
  399. * DCBX Status 0x0 = DCBX Disabled
  400. * DCBX Status 0x1 = DCBX Enabled
  401. * DCBX Status 0x2 = DCBX Exchange error
  402. * Bit 31 = Reserved
  403. */
  404. peg_fw_state = (mb[2] & 0x00ff);
  405. nw_interface_link_up = ((mb[2] & 0x0100) >> 8);
  406. nw_interface_signal_detect = ((mb[2] & 0x0200) >> 9);
  407. sfp_status = ((mb[2] & 0x0c00) >> 10);
  408. htbt_counter = ((mb[2] & 0x7000) >> 12);
  409. htbt_monitor_enable = ((mb[2] & 0x8000) >> 15);
  410. sfp_additonal_info = (mb[6] & 0x0003);
  411. sfp_multirate = ((mb[6] & 0x0004) >> 2);
  412. sfp_tx_fault = ((mb[6] & 0x0008) >> 3);
  413. link_speed = ((mb[6] & 0x0070) >> 4);
  414. dcbx_status = ((mb[6] & 0x7000) >> 12);
  415. ql_log(ql_log_warn, vha, 0x5066,
  416. "Peg-to-Fc Status Register:\n"
  417. "peg_fw_state=0x%x, nw_interface_link_up=0x%x, "
  418. "nw_interface_signal_detect=0x%x"
  419. "\nsfp_statis=0x%x.\n ", peg_fw_state,
  420. nw_interface_link_up, nw_interface_signal_detect,
  421. sfp_status);
  422. ql_log(ql_log_warn, vha, 0x5067,
  423. "htbt_counter=0x%x, htbt_monitor_enable=0x%x, "
  424. "sfp_additonal_info=0x%x, sfp_multirate=0x%x.\n ",
  425. htbt_counter, htbt_monitor_enable,
  426. sfp_additonal_info, sfp_multirate);
  427. ql_log(ql_log_warn, vha, 0x5068,
  428. "sfp_tx_fault=0x%x, link_state=0x%x, "
  429. "dcbx_status=0x%x.\n", sfp_tx_fault, link_speed,
  430. dcbx_status);
  431. qla83xx_schedule_work(vha, QLA83XX_NIC_CORE_RESET);
  432. }
  433. if (mb[1] & IDC_HEARTBEAT_FAILURE) {
  434. ql_log(ql_log_warn, vha, 0x5069,
  435. "Heartbeat Failure encountered, chip reset "
  436. "required.\n");
  437. qla83xx_schedule_work(vha, QLA83XX_NIC_CORE_RESET);
  438. }
  439. }
  440. if (mb[1] & IDC_DEVICE_STATE_CHANGE) {
  441. ql_log(ql_log_info, vha, 0x506a,
  442. "IDC Device-State changed = 0x%x.\n", mb[4]);
  443. qla83xx_schedule_work(vha, MBA_IDC_AEN);
  444. }
  445. }
  446. /**
  447. * qla2x00_async_event() - Process aynchronous events.
  448. * @ha: SCSI driver HA context
  449. * @mb: Mailbox registers (0 - 3)
  450. */
  451. void
  452. qla2x00_async_event(scsi_qla_host_t *vha, struct rsp_que *rsp, uint16_t *mb)
  453. {
  454. uint16_t handle_cnt;
  455. uint16_t cnt, mbx;
  456. uint32_t handles[5];
  457. struct qla_hw_data *ha = vha->hw;
  458. struct device_reg_2xxx __iomem *reg = &ha->iobase->isp;
  459. struct device_reg_24xx __iomem *reg24 = &ha->iobase->isp24;
  460. struct device_reg_82xx __iomem *reg82 = &ha->iobase->isp82;
  461. uint32_t rscn_entry, host_pid;
  462. unsigned long flags;
  463. /* Setup to process RIO completion. */
  464. handle_cnt = 0;
  465. if (IS_CNA_CAPABLE(ha))
  466. goto skip_rio;
  467. switch (mb[0]) {
  468. case MBA_SCSI_COMPLETION:
  469. handles[0] = le32_to_cpu((uint32_t)((mb[2] << 16) | mb[1]));
  470. handle_cnt = 1;
  471. break;
  472. case MBA_CMPLT_1_16BIT:
  473. handles[0] = mb[1];
  474. handle_cnt = 1;
  475. mb[0] = MBA_SCSI_COMPLETION;
  476. break;
  477. case MBA_CMPLT_2_16BIT:
  478. handles[0] = mb[1];
  479. handles[1] = mb[2];
  480. handle_cnt = 2;
  481. mb[0] = MBA_SCSI_COMPLETION;
  482. break;
  483. case MBA_CMPLT_3_16BIT:
  484. handles[0] = mb[1];
  485. handles[1] = mb[2];
  486. handles[2] = mb[3];
  487. handle_cnt = 3;
  488. mb[0] = MBA_SCSI_COMPLETION;
  489. break;
  490. case MBA_CMPLT_4_16BIT:
  491. handles[0] = mb[1];
  492. handles[1] = mb[2];
  493. handles[2] = mb[3];
  494. handles[3] = (uint32_t)RD_MAILBOX_REG(ha, reg, 6);
  495. handle_cnt = 4;
  496. mb[0] = MBA_SCSI_COMPLETION;
  497. break;
  498. case MBA_CMPLT_5_16BIT:
  499. handles[0] = mb[1];
  500. handles[1] = mb[2];
  501. handles[2] = mb[3];
  502. handles[3] = (uint32_t)RD_MAILBOX_REG(ha, reg, 6);
  503. handles[4] = (uint32_t)RD_MAILBOX_REG(ha, reg, 7);
  504. handle_cnt = 5;
  505. mb[0] = MBA_SCSI_COMPLETION;
  506. break;
  507. case MBA_CMPLT_2_32BIT:
  508. handles[0] = le32_to_cpu((uint32_t)((mb[2] << 16) | mb[1]));
  509. handles[1] = le32_to_cpu(
  510. ((uint32_t)(RD_MAILBOX_REG(ha, reg, 7) << 16)) |
  511. RD_MAILBOX_REG(ha, reg, 6));
  512. handle_cnt = 2;
  513. mb[0] = MBA_SCSI_COMPLETION;
  514. break;
  515. default:
  516. break;
  517. }
  518. skip_rio:
  519. switch (mb[0]) {
  520. case MBA_SCSI_COMPLETION: /* Fast Post */
  521. if (!vha->flags.online)
  522. break;
  523. for (cnt = 0; cnt < handle_cnt; cnt++)
  524. qla2x00_process_completed_request(vha, rsp->req,
  525. handles[cnt]);
  526. break;
  527. case MBA_RESET: /* Reset */
  528. ql_dbg(ql_dbg_async, vha, 0x5002,
  529. "Asynchronous RESET.\n");
  530. set_bit(RESET_MARKER_NEEDED, &vha->dpc_flags);
  531. break;
  532. case MBA_SYSTEM_ERR: /* System Error */
  533. mbx = (IS_QLA81XX(ha) || IS_QLA83XX(ha)) ?
  534. RD_REG_WORD(&reg24->mailbox7) : 0;
  535. ql_log(ql_log_warn, vha, 0x5003,
  536. "ISP System Error - mbx1=%xh mbx2=%xh mbx3=%xh "
  537. "mbx7=%xh.\n", mb[1], mb[2], mb[3], mbx);
  538. ha->isp_ops->fw_dump(vha, 1);
  539. if (IS_FWI2_CAPABLE(ha)) {
  540. if (mb[1] == 0 && mb[2] == 0) {
  541. ql_log(ql_log_fatal, vha, 0x5004,
  542. "Unrecoverable Hardware Error: adapter "
  543. "marked OFFLINE!\n");
  544. vha->flags.online = 0;
  545. vha->device_flags |= DFLG_DEV_FAILED;
  546. } else {
  547. /* Check to see if MPI timeout occurred */
  548. if ((mbx & MBX_3) && (ha->flags.port0))
  549. set_bit(MPI_RESET_NEEDED,
  550. &vha->dpc_flags);
  551. set_bit(ISP_ABORT_NEEDED, &vha->dpc_flags);
  552. }
  553. } else if (mb[1] == 0) {
  554. ql_log(ql_log_fatal, vha, 0x5005,
  555. "Unrecoverable Hardware Error: adapter marked "
  556. "OFFLINE!\n");
  557. vha->flags.online = 0;
  558. vha->device_flags |= DFLG_DEV_FAILED;
  559. } else
  560. set_bit(ISP_ABORT_NEEDED, &vha->dpc_flags);
  561. break;
  562. case MBA_REQ_TRANSFER_ERR: /* Request Transfer Error */
  563. ql_log(ql_log_warn, vha, 0x5006,
  564. "ISP Request Transfer Error (%x).\n", mb[1]);
  565. set_bit(ISP_ABORT_NEEDED, &vha->dpc_flags);
  566. break;
  567. case MBA_RSP_TRANSFER_ERR: /* Response Transfer Error */
  568. ql_log(ql_log_warn, vha, 0x5007,
  569. "ISP Response Transfer Error.\n");
  570. set_bit(ISP_ABORT_NEEDED, &vha->dpc_flags);
  571. break;
  572. case MBA_WAKEUP_THRES: /* Request Queue Wake-up */
  573. ql_dbg(ql_dbg_async, vha, 0x5008,
  574. "Asynchronous WAKEUP_THRES.\n");
  575. break;
  576. case MBA_LIP_OCCURRED: /* Loop Initialization Procedure */
  577. ql_dbg(ql_dbg_async, vha, 0x5009,
  578. "LIP occurred (%x).\n", mb[1]);
  579. if (atomic_read(&vha->loop_state) != LOOP_DOWN) {
  580. atomic_set(&vha->loop_state, LOOP_DOWN);
  581. atomic_set(&vha->loop_down_timer, LOOP_DOWN_TIME);
  582. qla2x00_mark_all_devices_lost(vha, 1);
  583. }
  584. if (vha->vp_idx) {
  585. atomic_set(&vha->vp_state, VP_FAILED);
  586. fc_vport_set_state(vha->fc_vport, FC_VPORT_FAILED);
  587. }
  588. set_bit(REGISTER_FC4_NEEDED, &vha->dpc_flags);
  589. set_bit(REGISTER_FDMI_NEEDED, &vha->dpc_flags);
  590. vha->flags.management_server_logged_in = 0;
  591. qla2x00_post_aen_work(vha, FCH_EVT_LIP, mb[1]);
  592. break;
  593. case MBA_LOOP_UP: /* Loop Up Event */
  594. if (IS_QLA2100(ha) || IS_QLA2200(ha))
  595. ha->link_data_rate = PORT_SPEED_1GB;
  596. else
  597. ha->link_data_rate = mb[1];
  598. ql_dbg(ql_dbg_async, vha, 0x500a,
  599. "LOOP UP detected (%s Gbps).\n",
  600. qla2x00_get_link_speed_str(ha, ha->link_data_rate));
  601. vha->flags.management_server_logged_in = 0;
  602. qla2x00_post_aen_work(vha, FCH_EVT_LINKUP, ha->link_data_rate);
  603. break;
  604. case MBA_LOOP_DOWN: /* Loop Down Event */
  605. mbx = (IS_QLA81XX(ha) || IS_QLA8031(ha))
  606. ? RD_REG_WORD(&reg24->mailbox4) : 0;
  607. mbx = IS_QLA82XX(ha) ? RD_REG_WORD(&reg82->mailbox_out[4]) : mbx;
  608. ql_dbg(ql_dbg_async, vha, 0x500b,
  609. "LOOP DOWN detected (%x %x %x %x).\n",
  610. mb[1], mb[2], mb[3], mbx);
  611. if (atomic_read(&vha->loop_state) != LOOP_DOWN) {
  612. atomic_set(&vha->loop_state, LOOP_DOWN);
  613. atomic_set(&vha->loop_down_timer, LOOP_DOWN_TIME);
  614. vha->device_flags |= DFLG_NO_CABLE;
  615. qla2x00_mark_all_devices_lost(vha, 1);
  616. }
  617. if (vha->vp_idx) {
  618. atomic_set(&vha->vp_state, VP_FAILED);
  619. fc_vport_set_state(vha->fc_vport, FC_VPORT_FAILED);
  620. }
  621. vha->flags.management_server_logged_in = 0;
  622. ha->link_data_rate = PORT_SPEED_UNKNOWN;
  623. qla2x00_post_aen_work(vha, FCH_EVT_LINKDOWN, 0);
  624. break;
  625. case MBA_LIP_RESET: /* LIP reset occurred */
  626. ql_dbg(ql_dbg_async, vha, 0x500c,
  627. "LIP reset occurred (%x).\n", mb[1]);
  628. if (atomic_read(&vha->loop_state) != LOOP_DOWN) {
  629. atomic_set(&vha->loop_state, LOOP_DOWN);
  630. atomic_set(&vha->loop_down_timer, LOOP_DOWN_TIME);
  631. qla2x00_mark_all_devices_lost(vha, 1);
  632. }
  633. if (vha->vp_idx) {
  634. atomic_set(&vha->vp_state, VP_FAILED);
  635. fc_vport_set_state(vha->fc_vport, FC_VPORT_FAILED);
  636. }
  637. set_bit(RESET_MARKER_NEEDED, &vha->dpc_flags);
  638. ha->operating_mode = LOOP;
  639. vha->flags.management_server_logged_in = 0;
  640. qla2x00_post_aen_work(vha, FCH_EVT_LIPRESET, mb[1]);
  641. break;
  642. /* case MBA_DCBX_COMPLETE: */
  643. case MBA_POINT_TO_POINT: /* Point-to-Point */
  644. if (IS_QLA2100(ha))
  645. break;
  646. if (IS_QLA81XX(ha) || IS_QLA82XX(ha) || IS_QLA8031(ha)) {
  647. ql_dbg(ql_dbg_async, vha, 0x500d,
  648. "DCBX Completed -- %04x %04x %04x.\n",
  649. mb[1], mb[2], mb[3]);
  650. if (ha->notify_dcbx_comp)
  651. complete(&ha->dcbx_comp);
  652. } else
  653. ql_dbg(ql_dbg_async, vha, 0x500e,
  654. "Asynchronous P2P MODE received.\n");
  655. /*
  656. * Until there's a transition from loop down to loop up, treat
  657. * this as loop down only.
  658. */
  659. if (atomic_read(&vha->loop_state) != LOOP_DOWN) {
  660. atomic_set(&vha->loop_state, LOOP_DOWN);
  661. if (!atomic_read(&vha->loop_down_timer))
  662. atomic_set(&vha->loop_down_timer,
  663. LOOP_DOWN_TIME);
  664. qla2x00_mark_all_devices_lost(vha, 1);
  665. }
  666. if (vha->vp_idx) {
  667. atomic_set(&vha->vp_state, VP_FAILED);
  668. fc_vport_set_state(vha->fc_vport, FC_VPORT_FAILED);
  669. }
  670. if (!(test_bit(ABORT_ISP_ACTIVE, &vha->dpc_flags)))
  671. set_bit(RESET_MARKER_NEEDED, &vha->dpc_flags);
  672. set_bit(REGISTER_FC4_NEEDED, &vha->dpc_flags);
  673. set_bit(REGISTER_FDMI_NEEDED, &vha->dpc_flags);
  674. ha->flags.gpsc_supported = 1;
  675. vha->flags.management_server_logged_in = 0;
  676. break;
  677. case MBA_CHG_IN_CONNECTION: /* Change in connection mode */
  678. if (IS_QLA2100(ha))
  679. break;
  680. ql_dbg(ql_dbg_async, vha, 0x500f,
  681. "Configuration change detected: value=%x.\n", mb[1]);
  682. if (atomic_read(&vha->loop_state) != LOOP_DOWN) {
  683. atomic_set(&vha->loop_state, LOOP_DOWN);
  684. if (!atomic_read(&vha->loop_down_timer))
  685. atomic_set(&vha->loop_down_timer,
  686. LOOP_DOWN_TIME);
  687. qla2x00_mark_all_devices_lost(vha, 1);
  688. }
  689. if (vha->vp_idx) {
  690. atomic_set(&vha->vp_state, VP_FAILED);
  691. fc_vport_set_state(vha->fc_vport, FC_VPORT_FAILED);
  692. }
  693. set_bit(LOOP_RESYNC_NEEDED, &vha->dpc_flags);
  694. set_bit(LOCAL_LOOP_UPDATE, &vha->dpc_flags);
  695. break;
  696. case MBA_PORT_UPDATE: /* Port database update */
  697. /*
  698. * Handle only global and vn-port update events
  699. *
  700. * Relevant inputs:
  701. * mb[1] = N_Port handle of changed port
  702. * OR 0xffff for global event
  703. * mb[2] = New login state
  704. * 7 = Port logged out
  705. * mb[3] = LSB is vp_idx, 0xff = all vps
  706. *
  707. * Skip processing if:
  708. * Event is global, vp_idx is NOT all vps,
  709. * vp_idx does not match
  710. * Event is not global, vp_idx does not match
  711. */
  712. if (IS_QLA2XXX_MIDTYPE(ha) &&
  713. ((mb[1] == 0xffff && (mb[3] & 0xff) != 0xff) ||
  714. (mb[1] != 0xffff)) && vha->vp_idx != (mb[3] & 0xff))
  715. break;
  716. /* Global event -- port logout or port unavailable. */
  717. if (mb[1] == 0xffff && mb[2] == 0x7) {
  718. ql_dbg(ql_dbg_async, vha, 0x5010,
  719. "Port unavailable %04x %04x %04x.\n",
  720. mb[1], mb[2], mb[3]);
  721. ql_log(ql_log_warn, vha, 0x505e,
  722. "Link is offline.\n");
  723. if (atomic_read(&vha->loop_state) != LOOP_DOWN) {
  724. atomic_set(&vha->loop_state, LOOP_DOWN);
  725. atomic_set(&vha->loop_down_timer,
  726. LOOP_DOWN_TIME);
  727. vha->device_flags |= DFLG_NO_CABLE;
  728. qla2x00_mark_all_devices_lost(vha, 1);
  729. }
  730. if (vha->vp_idx) {
  731. atomic_set(&vha->vp_state, VP_FAILED);
  732. fc_vport_set_state(vha->fc_vport,
  733. FC_VPORT_FAILED);
  734. qla2x00_mark_all_devices_lost(vha, 1);
  735. }
  736. vha->flags.management_server_logged_in = 0;
  737. ha->link_data_rate = PORT_SPEED_UNKNOWN;
  738. break;
  739. }
  740. /*
  741. * If PORT UPDATE is global (received LIP_OCCURRED/LIP_RESET
  742. * event etc. earlier indicating loop is down) then process
  743. * it. Otherwise ignore it and Wait for RSCN to come in.
  744. */
  745. atomic_set(&vha->loop_down_timer, 0);
  746. if (mb[1] != 0xffff || (mb[2] != 0x6 && mb[2] != 0x4)) {
  747. ql_dbg(ql_dbg_async, vha, 0x5011,
  748. "Asynchronous PORT UPDATE ignored %04x/%04x/%04x.\n",
  749. mb[1], mb[2], mb[3]);
  750. qlt_async_event(mb[0], vha, mb);
  751. break;
  752. }
  753. ql_dbg(ql_dbg_async, vha, 0x5012,
  754. "Port database changed %04x %04x %04x.\n",
  755. mb[1], mb[2], mb[3]);
  756. ql_log(ql_log_warn, vha, 0x505f,
  757. "Link is operational (%s Gbps).\n",
  758. qla2x00_get_link_speed_str(ha, ha->link_data_rate));
  759. /*
  760. * Mark all devices as missing so we will login again.
  761. */
  762. atomic_set(&vha->loop_state, LOOP_UP);
  763. qla2x00_mark_all_devices_lost(vha, 1);
  764. if (vha->vp_idx == 0 && !qla_ini_mode_enabled(vha))
  765. set_bit(SCR_PENDING, &vha->dpc_flags);
  766. set_bit(LOOP_RESYNC_NEEDED, &vha->dpc_flags);
  767. set_bit(LOCAL_LOOP_UPDATE, &vha->dpc_flags);
  768. qlt_async_event(mb[0], vha, mb);
  769. break;
  770. case MBA_RSCN_UPDATE: /* State Change Registration */
  771. /* Check if the Vport has issued a SCR */
  772. if (vha->vp_idx && test_bit(VP_SCR_NEEDED, &vha->vp_flags))
  773. break;
  774. /* Only handle SCNs for our Vport index. */
  775. if (ha->flags.npiv_supported && vha->vp_idx != (mb[3] & 0xff))
  776. break;
  777. ql_dbg(ql_dbg_async, vha, 0x5013,
  778. "RSCN database changed -- %04x %04x %04x.\n",
  779. mb[1], mb[2], mb[3]);
  780. rscn_entry = ((mb[1] & 0xff) << 16) | mb[2];
  781. host_pid = (vha->d_id.b.domain << 16) | (vha->d_id.b.area << 8)
  782. | vha->d_id.b.al_pa;
  783. if (rscn_entry == host_pid) {
  784. ql_dbg(ql_dbg_async, vha, 0x5014,
  785. "Ignoring RSCN update to local host "
  786. "port ID (%06x).\n", host_pid);
  787. break;
  788. }
  789. /* Ignore reserved bits from RSCN-payload. */
  790. rscn_entry = ((mb[1] & 0x3ff) << 16) | mb[2];
  791. atomic_set(&vha->loop_down_timer, 0);
  792. vha->flags.management_server_logged_in = 0;
  793. set_bit(LOOP_RESYNC_NEEDED, &vha->dpc_flags);
  794. set_bit(RSCN_UPDATE, &vha->dpc_flags);
  795. qla2x00_post_aen_work(vha, FCH_EVT_RSCN, rscn_entry);
  796. break;
  797. /* case MBA_RIO_RESPONSE: */
  798. case MBA_ZIO_RESPONSE:
  799. ql_dbg(ql_dbg_async, vha, 0x5015,
  800. "[R|Z]IO update completion.\n");
  801. if (IS_FWI2_CAPABLE(ha))
  802. qla24xx_process_response_queue(vha, rsp);
  803. else
  804. qla2x00_process_response_queue(rsp);
  805. break;
  806. case MBA_DISCARD_RND_FRAME:
  807. ql_dbg(ql_dbg_async, vha, 0x5016,
  808. "Discard RND Frame -- %04x %04x %04x.\n",
  809. mb[1], mb[2], mb[3]);
  810. break;
  811. case MBA_TRACE_NOTIFICATION:
  812. ql_dbg(ql_dbg_async, vha, 0x5017,
  813. "Trace Notification -- %04x %04x.\n", mb[1], mb[2]);
  814. break;
  815. case MBA_ISP84XX_ALERT:
  816. ql_dbg(ql_dbg_async, vha, 0x5018,
  817. "ISP84XX Alert Notification -- %04x %04x %04x.\n",
  818. mb[1], mb[2], mb[3]);
  819. spin_lock_irqsave(&ha->cs84xx->access_lock, flags);
  820. switch (mb[1]) {
  821. case A84_PANIC_RECOVERY:
  822. ql_log(ql_log_info, vha, 0x5019,
  823. "Alert 84XX: panic recovery %04x %04x.\n",
  824. mb[2], mb[3]);
  825. break;
  826. case A84_OP_LOGIN_COMPLETE:
  827. ha->cs84xx->op_fw_version = mb[3] << 16 | mb[2];
  828. ql_log(ql_log_info, vha, 0x501a,
  829. "Alert 84XX: firmware version %x.\n",
  830. ha->cs84xx->op_fw_version);
  831. break;
  832. case A84_DIAG_LOGIN_COMPLETE:
  833. ha->cs84xx->diag_fw_version = mb[3] << 16 | mb[2];
  834. ql_log(ql_log_info, vha, 0x501b,
  835. "Alert 84XX: diagnostic firmware version %x.\n",
  836. ha->cs84xx->diag_fw_version);
  837. break;
  838. case A84_GOLD_LOGIN_COMPLETE:
  839. ha->cs84xx->diag_fw_version = mb[3] << 16 | mb[2];
  840. ha->cs84xx->fw_update = 1;
  841. ql_log(ql_log_info, vha, 0x501c,
  842. "Alert 84XX: gold firmware version %x.\n",
  843. ha->cs84xx->gold_fw_version);
  844. break;
  845. default:
  846. ql_log(ql_log_warn, vha, 0x501d,
  847. "Alert 84xx: Invalid Alert %04x %04x %04x.\n",
  848. mb[1], mb[2], mb[3]);
  849. }
  850. spin_unlock_irqrestore(&ha->cs84xx->access_lock, flags);
  851. break;
  852. case MBA_DCBX_START:
  853. ql_dbg(ql_dbg_async, vha, 0x501e,
  854. "DCBX Started -- %04x %04x %04x.\n",
  855. mb[1], mb[2], mb[3]);
  856. break;
  857. case MBA_DCBX_PARAM_UPDATE:
  858. ql_dbg(ql_dbg_async, vha, 0x501f,
  859. "DCBX Parameters Updated -- %04x %04x %04x.\n",
  860. mb[1], mb[2], mb[3]);
  861. break;
  862. case MBA_FCF_CONF_ERR:
  863. ql_dbg(ql_dbg_async, vha, 0x5020,
  864. "FCF Configuration Error -- %04x %04x %04x.\n",
  865. mb[1], mb[2], mb[3]);
  866. break;
  867. case MBA_IDC_NOTIFY:
  868. /* See if we need to quiesce any I/O */
  869. if (IS_QLA8031(vha->hw))
  870. if ((mb[2] & 0x7fff) == MBC_PORT_RESET ||
  871. (mb[2] & 0x7fff) == MBC_SET_PORT_CONFIG) {
  872. set_bit(ISP_QUIESCE_NEEDED, &vha->dpc_flags);
  873. qla2xxx_wake_dpc(vha);
  874. }
  875. case MBA_IDC_COMPLETE:
  876. case MBA_IDC_TIME_EXT:
  877. if (IS_QLA81XX(vha->hw) || IS_QLA8031(vha->hw))
  878. qla81xx_idc_event(vha, mb[0], mb[1]);
  879. break;
  880. case MBA_IDC_AEN:
  881. mb[4] = RD_REG_WORD(&reg24->mailbox4);
  882. mb[5] = RD_REG_WORD(&reg24->mailbox5);
  883. mb[6] = RD_REG_WORD(&reg24->mailbox6);
  884. mb[7] = RD_REG_WORD(&reg24->mailbox7);
  885. qla83xx_handle_8200_aen(vha, mb);
  886. break;
  887. default:
  888. ql_dbg(ql_dbg_async, vha, 0x5057,
  889. "Unknown AEN:%04x %04x %04x %04x\n",
  890. mb[0], mb[1], mb[2], mb[3]);
  891. }
  892. qlt_async_event(mb[0], vha, mb);
  893. if (!vha->vp_idx && ha->num_vhosts)
  894. qla2x00_alert_all_vps(rsp, mb);
  895. }
  896. /**
  897. * qla2x00_process_completed_request() - Process a Fast Post response.
  898. * @ha: SCSI driver HA context
  899. * @index: SRB index
  900. */
  901. static void
  902. qla2x00_process_completed_request(struct scsi_qla_host *vha,
  903. struct req_que *req, uint32_t index)
  904. {
  905. srb_t *sp;
  906. struct qla_hw_data *ha = vha->hw;
  907. /* Validate handle. */
  908. if (index >= MAX_OUTSTANDING_COMMANDS) {
  909. ql_log(ql_log_warn, vha, 0x3014,
  910. "Invalid SCSI command index (%x).\n", index);
  911. if (IS_QLA82XX(ha))
  912. set_bit(FCOE_CTX_RESET_NEEDED, &vha->dpc_flags);
  913. else
  914. set_bit(ISP_ABORT_NEEDED, &vha->dpc_flags);
  915. return;
  916. }
  917. sp = req->outstanding_cmds[index];
  918. if (sp) {
  919. /* Free outstanding command slot. */
  920. req->outstanding_cmds[index] = NULL;
  921. /* Save ISP completion status */
  922. sp->done(ha, sp, DID_OK << 16);
  923. } else {
  924. ql_log(ql_log_warn, vha, 0x3016, "Invalid SCSI SRB.\n");
  925. if (IS_QLA82XX(ha))
  926. set_bit(FCOE_CTX_RESET_NEEDED, &vha->dpc_flags);
  927. else
  928. set_bit(ISP_ABORT_NEEDED, &vha->dpc_flags);
  929. }
  930. }
  931. static srb_t *
  932. qla2x00_get_sp_from_handle(scsi_qla_host_t *vha, const char *func,
  933. struct req_que *req, void *iocb)
  934. {
  935. struct qla_hw_data *ha = vha->hw;
  936. sts_entry_t *pkt = iocb;
  937. srb_t *sp = NULL;
  938. uint16_t index;
  939. index = LSW(pkt->handle);
  940. if (index >= MAX_OUTSTANDING_COMMANDS) {
  941. ql_log(ql_log_warn, vha, 0x5031,
  942. "Invalid command index (%x).\n", index);
  943. if (IS_QLA82XX(ha))
  944. set_bit(FCOE_CTX_RESET_NEEDED, &vha->dpc_flags);
  945. else
  946. set_bit(ISP_ABORT_NEEDED, &vha->dpc_flags);
  947. goto done;
  948. }
  949. sp = req->outstanding_cmds[index];
  950. if (!sp) {
  951. ql_log(ql_log_warn, vha, 0x5032,
  952. "Invalid completion handle (%x) -- timed-out.\n", index);
  953. return sp;
  954. }
  955. if (sp->handle != index) {
  956. ql_log(ql_log_warn, vha, 0x5033,
  957. "SRB handle (%x) mismatch %x.\n", sp->handle, index);
  958. return NULL;
  959. }
  960. req->outstanding_cmds[index] = NULL;
  961. done:
  962. return sp;
  963. }
  964. static void
  965. qla2x00_mbx_iocb_entry(scsi_qla_host_t *vha, struct req_que *req,
  966. struct mbx_entry *mbx)
  967. {
  968. const char func[] = "MBX-IOCB";
  969. const char *type;
  970. fc_port_t *fcport;
  971. srb_t *sp;
  972. struct srb_iocb *lio;
  973. uint16_t *data;
  974. uint16_t status;
  975. sp = qla2x00_get_sp_from_handle(vha, func, req, mbx);
  976. if (!sp)
  977. return;
  978. lio = &sp->u.iocb_cmd;
  979. type = sp->name;
  980. fcport = sp->fcport;
  981. data = lio->u.logio.data;
  982. data[0] = MBS_COMMAND_ERROR;
  983. data[1] = lio->u.logio.flags & SRB_LOGIN_RETRIED ?
  984. QLA_LOGIO_LOGIN_RETRIED : 0;
  985. if (mbx->entry_status) {
  986. ql_dbg(ql_dbg_async, vha, 0x5043,
  987. "Async-%s error entry - hdl=%x portid=%02x%02x%02x "
  988. "entry-status=%x status=%x state-flag=%x "
  989. "status-flags=%x.\n", type, sp->handle,
  990. fcport->d_id.b.domain, fcport->d_id.b.area,
  991. fcport->d_id.b.al_pa, mbx->entry_status,
  992. le16_to_cpu(mbx->status), le16_to_cpu(mbx->state_flags),
  993. le16_to_cpu(mbx->status_flags));
  994. ql_dump_buffer(ql_dbg_async + ql_dbg_buffer, vha, 0x5029,
  995. (uint8_t *)mbx, sizeof(*mbx));
  996. goto logio_done;
  997. }
  998. status = le16_to_cpu(mbx->status);
  999. if (status == 0x30 && sp->type == SRB_LOGIN_CMD &&
  1000. le16_to_cpu(mbx->mb0) == MBS_COMMAND_COMPLETE)
  1001. status = 0;
  1002. if (!status && le16_to_cpu(mbx->mb0) == MBS_COMMAND_COMPLETE) {
  1003. ql_dbg(ql_dbg_async, vha, 0x5045,
  1004. "Async-%s complete - hdl=%x portid=%02x%02x%02x mbx1=%x.\n",
  1005. type, sp->handle, fcport->d_id.b.domain,
  1006. fcport->d_id.b.area, fcport->d_id.b.al_pa,
  1007. le16_to_cpu(mbx->mb1));
  1008. data[0] = MBS_COMMAND_COMPLETE;
  1009. if (sp->type == SRB_LOGIN_CMD) {
  1010. fcport->port_type = FCT_TARGET;
  1011. if (le16_to_cpu(mbx->mb1) & BIT_0)
  1012. fcport->port_type = FCT_INITIATOR;
  1013. else if (le16_to_cpu(mbx->mb1) & BIT_1)
  1014. fcport->flags |= FCF_FCP2_DEVICE;
  1015. }
  1016. goto logio_done;
  1017. }
  1018. data[0] = le16_to_cpu(mbx->mb0);
  1019. switch (data[0]) {
  1020. case MBS_PORT_ID_USED:
  1021. data[1] = le16_to_cpu(mbx->mb1);
  1022. break;
  1023. case MBS_LOOP_ID_USED:
  1024. break;
  1025. default:
  1026. data[0] = MBS_COMMAND_ERROR;
  1027. break;
  1028. }
  1029. ql_log(ql_log_warn, vha, 0x5046,
  1030. "Async-%s failed - hdl=%x portid=%02x%02x%02x status=%x "
  1031. "mb0=%x mb1=%x mb2=%x mb6=%x mb7=%x.\n", type, sp->handle,
  1032. fcport->d_id.b.domain, fcport->d_id.b.area, fcport->d_id.b.al_pa,
  1033. status, le16_to_cpu(mbx->mb0), le16_to_cpu(mbx->mb1),
  1034. le16_to_cpu(mbx->mb2), le16_to_cpu(mbx->mb6),
  1035. le16_to_cpu(mbx->mb7));
  1036. logio_done:
  1037. sp->done(vha, sp, 0);
  1038. }
  1039. static void
  1040. qla2x00_ct_entry(scsi_qla_host_t *vha, struct req_que *req,
  1041. sts_entry_t *pkt, int iocb_type)
  1042. {
  1043. const char func[] = "CT_IOCB";
  1044. const char *type;
  1045. srb_t *sp;
  1046. struct fc_bsg_job *bsg_job;
  1047. uint16_t comp_status;
  1048. int res;
  1049. sp = qla2x00_get_sp_from_handle(vha, func, req, pkt);
  1050. if (!sp)
  1051. return;
  1052. bsg_job = sp->u.bsg_job;
  1053. type = "ct pass-through";
  1054. comp_status = le16_to_cpu(pkt->comp_status);
  1055. /* return FC_CTELS_STATUS_OK and leave the decoding of the ELS/CT
  1056. * fc payload to the caller
  1057. */
  1058. bsg_job->reply->reply_data.ctels_reply.status = FC_CTELS_STATUS_OK;
  1059. bsg_job->reply_len = sizeof(struct fc_bsg_reply);
  1060. if (comp_status != CS_COMPLETE) {
  1061. if (comp_status == CS_DATA_UNDERRUN) {
  1062. res = DID_OK << 16;
  1063. bsg_job->reply->reply_payload_rcv_len =
  1064. le16_to_cpu(((sts_entry_t *)pkt)->rsp_info_len);
  1065. ql_log(ql_log_warn, vha, 0x5048,
  1066. "CT pass-through-%s error "
  1067. "comp_status-status=0x%x total_byte = 0x%x.\n",
  1068. type, comp_status,
  1069. bsg_job->reply->reply_payload_rcv_len);
  1070. } else {
  1071. ql_log(ql_log_warn, vha, 0x5049,
  1072. "CT pass-through-%s error "
  1073. "comp_status-status=0x%x.\n", type, comp_status);
  1074. res = DID_ERROR << 16;
  1075. bsg_job->reply->reply_payload_rcv_len = 0;
  1076. }
  1077. ql_dump_buffer(ql_dbg_async + ql_dbg_buffer, vha, 0x5035,
  1078. (uint8_t *)pkt, sizeof(*pkt));
  1079. } else {
  1080. res = DID_OK << 16;
  1081. bsg_job->reply->reply_payload_rcv_len =
  1082. bsg_job->reply_payload.payload_len;
  1083. bsg_job->reply_len = 0;
  1084. }
  1085. sp->done(vha, sp, res);
  1086. }
  1087. static void
  1088. qla24xx_els_ct_entry(scsi_qla_host_t *vha, struct req_que *req,
  1089. struct sts_entry_24xx *pkt, int iocb_type)
  1090. {
  1091. const char func[] = "ELS_CT_IOCB";
  1092. const char *type;
  1093. srb_t *sp;
  1094. struct fc_bsg_job *bsg_job;
  1095. uint16_t comp_status;
  1096. uint32_t fw_status[3];
  1097. uint8_t* fw_sts_ptr;
  1098. int res;
  1099. sp = qla2x00_get_sp_from_handle(vha, func, req, pkt);
  1100. if (!sp)
  1101. return;
  1102. bsg_job = sp->u.bsg_job;
  1103. type = NULL;
  1104. switch (sp->type) {
  1105. case SRB_ELS_CMD_RPT:
  1106. case SRB_ELS_CMD_HST:
  1107. type = "els";
  1108. break;
  1109. case SRB_CT_CMD:
  1110. type = "ct pass-through";
  1111. break;
  1112. default:
  1113. ql_dbg(ql_dbg_user, vha, 0x503e,
  1114. "Unrecognized SRB: (%p) type=%d.\n", sp, sp->type);
  1115. return;
  1116. }
  1117. comp_status = fw_status[0] = le16_to_cpu(pkt->comp_status);
  1118. fw_status[1] = le16_to_cpu(((struct els_sts_entry_24xx*)pkt)->error_subcode_1);
  1119. fw_status[2] = le16_to_cpu(((struct els_sts_entry_24xx*)pkt)->error_subcode_2);
  1120. /* return FC_CTELS_STATUS_OK and leave the decoding of the ELS/CT
  1121. * fc payload to the caller
  1122. */
  1123. bsg_job->reply->reply_data.ctels_reply.status = FC_CTELS_STATUS_OK;
  1124. bsg_job->reply_len = sizeof(struct fc_bsg_reply) + sizeof(fw_status);
  1125. if (comp_status != CS_COMPLETE) {
  1126. if (comp_status == CS_DATA_UNDERRUN) {
  1127. res = DID_OK << 16;
  1128. bsg_job->reply->reply_payload_rcv_len =
  1129. le16_to_cpu(((struct els_sts_entry_24xx *)pkt)->total_byte_count);
  1130. ql_dbg(ql_dbg_user, vha, 0x503f,
  1131. "ELS-CT pass-through-%s error hdl=%x comp_status-status=0x%x "
  1132. "error subcode 1=0x%x error subcode 2=0x%x total_byte = 0x%x.\n",
  1133. type, sp->handle, comp_status, fw_status[1], fw_status[2],
  1134. le16_to_cpu(((struct els_sts_entry_24xx *)
  1135. pkt)->total_byte_count));
  1136. fw_sts_ptr = ((uint8_t*)bsg_job->req->sense) + sizeof(struct fc_bsg_reply);
  1137. memcpy( fw_sts_ptr, fw_status, sizeof(fw_status));
  1138. }
  1139. else {
  1140. ql_dbg(ql_dbg_user, vha, 0x5040,
  1141. "ELS-CT pass-through-%s error hdl=%x comp_status-status=0x%x "
  1142. "error subcode 1=0x%x error subcode 2=0x%x.\n",
  1143. type, sp->handle, comp_status,
  1144. le16_to_cpu(((struct els_sts_entry_24xx *)
  1145. pkt)->error_subcode_1),
  1146. le16_to_cpu(((struct els_sts_entry_24xx *)
  1147. pkt)->error_subcode_2));
  1148. res = DID_ERROR << 16;
  1149. bsg_job->reply->reply_payload_rcv_len = 0;
  1150. fw_sts_ptr = ((uint8_t*)bsg_job->req->sense) + sizeof(struct fc_bsg_reply);
  1151. memcpy( fw_sts_ptr, fw_status, sizeof(fw_status));
  1152. }
  1153. ql_dump_buffer(ql_dbg_user + ql_dbg_buffer, vha, 0x5056,
  1154. (uint8_t *)pkt, sizeof(*pkt));
  1155. }
  1156. else {
  1157. res = DID_OK << 16;
  1158. bsg_job->reply->reply_payload_rcv_len = bsg_job->reply_payload.payload_len;
  1159. bsg_job->reply_len = 0;
  1160. }
  1161. sp->done(vha, sp, res);
  1162. }
  1163. static void
  1164. qla24xx_logio_entry(scsi_qla_host_t *vha, struct req_que *req,
  1165. struct logio_entry_24xx *logio)
  1166. {
  1167. const char func[] = "LOGIO-IOCB";
  1168. const char *type;
  1169. fc_port_t *fcport;
  1170. srb_t *sp;
  1171. struct srb_iocb *lio;
  1172. uint16_t *data;
  1173. uint32_t iop[2];
  1174. sp = qla2x00_get_sp_from_handle(vha, func, req, logio);
  1175. if (!sp)
  1176. return;
  1177. lio = &sp->u.iocb_cmd;
  1178. type = sp->name;
  1179. fcport = sp->fcport;
  1180. data = lio->u.logio.data;
  1181. data[0] = MBS_COMMAND_ERROR;
  1182. data[1] = lio->u.logio.flags & SRB_LOGIN_RETRIED ?
  1183. QLA_LOGIO_LOGIN_RETRIED : 0;
  1184. if (logio->entry_status) {
  1185. ql_log(ql_log_warn, fcport->vha, 0x5034,
  1186. "Async-%s error entry - hdl=%x"
  1187. "portid=%02x%02x%02x entry-status=%x.\n",
  1188. type, sp->handle, fcport->d_id.b.domain,
  1189. fcport->d_id.b.area, fcport->d_id.b.al_pa,
  1190. logio->entry_status);
  1191. ql_dump_buffer(ql_dbg_async + ql_dbg_buffer, vha, 0x504d,
  1192. (uint8_t *)logio, sizeof(*logio));
  1193. goto logio_done;
  1194. }
  1195. if (le16_to_cpu(logio->comp_status) == CS_COMPLETE) {
  1196. ql_dbg(ql_dbg_async, fcport->vha, 0x5036,
  1197. "Async-%s complete - hdl=%x portid=%02x%02x%02x "
  1198. "iop0=%x.\n", type, sp->handle, fcport->d_id.b.domain,
  1199. fcport->d_id.b.area, fcport->d_id.b.al_pa,
  1200. le32_to_cpu(logio->io_parameter[0]));
  1201. data[0] = MBS_COMMAND_COMPLETE;
  1202. if (sp->type != SRB_LOGIN_CMD)
  1203. goto logio_done;
  1204. iop[0] = le32_to_cpu(logio->io_parameter[0]);
  1205. if (iop[0] & BIT_4) {
  1206. fcport->port_type = FCT_TARGET;
  1207. if (iop[0] & BIT_8)
  1208. fcport->flags |= FCF_FCP2_DEVICE;
  1209. } else if (iop[0] & BIT_5)
  1210. fcport->port_type = FCT_INITIATOR;
  1211. if (iop[0] & BIT_7)
  1212. fcport->flags |= FCF_CONF_COMP_SUPPORTED;
  1213. if (logio->io_parameter[7] || logio->io_parameter[8])
  1214. fcport->supported_classes |= FC_COS_CLASS2;
  1215. if (logio->io_parameter[9] || logio->io_parameter[10])
  1216. fcport->supported_classes |= FC_COS_CLASS3;
  1217. goto logio_done;
  1218. }
  1219. iop[0] = le32_to_cpu(logio->io_parameter[0]);
  1220. iop[1] = le32_to_cpu(logio->io_parameter[1]);
  1221. switch (iop[0]) {
  1222. case LSC_SCODE_PORTID_USED:
  1223. data[0] = MBS_PORT_ID_USED;
  1224. data[1] = LSW(iop[1]);
  1225. break;
  1226. case LSC_SCODE_NPORT_USED:
  1227. data[0] = MBS_LOOP_ID_USED;
  1228. break;
  1229. default:
  1230. data[0] = MBS_COMMAND_ERROR;
  1231. break;
  1232. }
  1233. ql_dbg(ql_dbg_async, fcport->vha, 0x5037,
  1234. "Async-%s failed - hdl=%x portid=%02x%02x%02x comp=%x "
  1235. "iop0=%x iop1=%x.\n", type, sp->handle, fcport->d_id.b.domain,
  1236. fcport->d_id.b.area, fcport->d_id.b.al_pa,
  1237. le16_to_cpu(logio->comp_status),
  1238. le32_to_cpu(logio->io_parameter[0]),
  1239. le32_to_cpu(logio->io_parameter[1]));
  1240. logio_done:
  1241. sp->done(vha, sp, 0);
  1242. }
  1243. static void
  1244. qla24xx_tm_iocb_entry(scsi_qla_host_t *vha, struct req_que *req,
  1245. struct tsk_mgmt_entry *tsk)
  1246. {
  1247. const char func[] = "TMF-IOCB";
  1248. const char *type;
  1249. fc_port_t *fcport;
  1250. srb_t *sp;
  1251. struct srb_iocb *iocb;
  1252. struct sts_entry_24xx *sts = (struct sts_entry_24xx *)tsk;
  1253. int error = 1;
  1254. sp = qla2x00_get_sp_from_handle(vha, func, req, tsk);
  1255. if (!sp)
  1256. return;
  1257. iocb = &sp->u.iocb_cmd;
  1258. type = sp->name;
  1259. fcport = sp->fcport;
  1260. if (sts->entry_status) {
  1261. ql_log(ql_log_warn, fcport->vha, 0x5038,
  1262. "Async-%s error - hdl=%x entry-status(%x).\n",
  1263. type, sp->handle, sts->entry_status);
  1264. } else if (sts->comp_status != __constant_cpu_to_le16(CS_COMPLETE)) {
  1265. ql_log(ql_log_warn, fcport->vha, 0x5039,
  1266. "Async-%s error - hdl=%x completion status(%x).\n",
  1267. type, sp->handle, sts->comp_status);
  1268. } else if (!(le16_to_cpu(sts->scsi_status) &
  1269. SS_RESPONSE_INFO_LEN_VALID)) {
  1270. ql_log(ql_log_warn, fcport->vha, 0x503a,
  1271. "Async-%s error - hdl=%x no response info(%x).\n",
  1272. type, sp->handle, sts->scsi_status);
  1273. } else if (le32_to_cpu(sts->rsp_data_len) < 4) {
  1274. ql_log(ql_log_warn, fcport->vha, 0x503b,
  1275. "Async-%s error - hdl=%x not enough response(%d).\n",
  1276. type, sp->handle, sts->rsp_data_len);
  1277. } else if (sts->data[3]) {
  1278. ql_log(ql_log_warn, fcport->vha, 0x503c,
  1279. "Async-%s error - hdl=%x response(%x).\n",
  1280. type, sp->handle, sts->data[3]);
  1281. } else {
  1282. error = 0;
  1283. }
  1284. if (error) {
  1285. iocb->u.tmf.data = error;
  1286. ql_dump_buffer(ql_dbg_async + ql_dbg_buffer, vha, 0x5055,
  1287. (uint8_t *)sts, sizeof(*sts));
  1288. }
  1289. sp->done(vha, sp, 0);
  1290. }
  1291. /**
  1292. * qla2x00_process_response_queue() - Process response queue entries.
  1293. * @ha: SCSI driver HA context
  1294. */
  1295. void
  1296. qla2x00_process_response_queue(struct rsp_que *rsp)
  1297. {
  1298. struct scsi_qla_host *vha;
  1299. struct qla_hw_data *ha = rsp->hw;
  1300. struct device_reg_2xxx __iomem *reg = &ha->iobase->isp;
  1301. sts_entry_t *pkt;
  1302. uint16_t handle_cnt;
  1303. uint16_t cnt;
  1304. vha = pci_get_drvdata(ha->pdev);
  1305. if (!vha->flags.online)
  1306. return;
  1307. while (rsp->ring_ptr->signature != RESPONSE_PROCESSED) {
  1308. pkt = (sts_entry_t *)rsp->ring_ptr;
  1309. rsp->ring_index++;
  1310. if (rsp->ring_index == rsp->length) {
  1311. rsp->ring_index = 0;
  1312. rsp->ring_ptr = rsp->ring;
  1313. } else {
  1314. rsp->ring_ptr++;
  1315. }
  1316. if (pkt->entry_status != 0) {
  1317. qla2x00_error_entry(vha, rsp, pkt);
  1318. ((response_t *)pkt)->signature = RESPONSE_PROCESSED;
  1319. wmb();
  1320. continue;
  1321. }
  1322. switch (pkt->entry_type) {
  1323. case STATUS_TYPE:
  1324. qla2x00_status_entry(vha, rsp, pkt);
  1325. break;
  1326. case STATUS_TYPE_21:
  1327. handle_cnt = ((sts21_entry_t *)pkt)->handle_count;
  1328. for (cnt = 0; cnt < handle_cnt; cnt++) {
  1329. qla2x00_process_completed_request(vha, rsp->req,
  1330. ((sts21_entry_t *)pkt)->handle[cnt]);
  1331. }
  1332. break;
  1333. case STATUS_TYPE_22:
  1334. handle_cnt = ((sts22_entry_t *)pkt)->handle_count;
  1335. for (cnt = 0; cnt < handle_cnt; cnt++) {
  1336. qla2x00_process_completed_request(vha, rsp->req,
  1337. ((sts22_entry_t *)pkt)->handle[cnt]);
  1338. }
  1339. break;
  1340. case STATUS_CONT_TYPE:
  1341. qla2x00_status_cont_entry(rsp, (sts_cont_entry_t *)pkt);
  1342. break;
  1343. case MBX_IOCB_TYPE:
  1344. qla2x00_mbx_iocb_entry(vha, rsp->req,
  1345. (struct mbx_entry *)pkt);
  1346. break;
  1347. case CT_IOCB_TYPE:
  1348. qla2x00_ct_entry(vha, rsp->req, pkt, CT_IOCB_TYPE);
  1349. break;
  1350. default:
  1351. /* Type Not Supported. */
  1352. ql_log(ql_log_warn, vha, 0x504a,
  1353. "Received unknown response pkt type %x "
  1354. "entry status=%x.\n",
  1355. pkt->entry_type, pkt->entry_status);
  1356. break;
  1357. }
  1358. ((response_t *)pkt)->signature = RESPONSE_PROCESSED;
  1359. wmb();
  1360. }
  1361. /* Adjust ring index */
  1362. WRT_REG_WORD(ISP_RSP_Q_OUT(ha, reg), rsp->ring_index);
  1363. }
  1364. static inline void
  1365. qla2x00_handle_sense(srb_t *sp, uint8_t *sense_data, uint32_t par_sense_len,
  1366. uint32_t sense_len, struct rsp_que *rsp, int res)
  1367. {
  1368. struct scsi_qla_host *vha = sp->fcport->vha;
  1369. struct scsi_cmnd *cp = GET_CMD_SP(sp);
  1370. uint32_t track_sense_len;
  1371. if (sense_len >= SCSI_SENSE_BUFFERSIZE)
  1372. sense_len = SCSI_SENSE_BUFFERSIZE;
  1373. SET_CMD_SENSE_LEN(sp, sense_len);
  1374. SET_CMD_SENSE_PTR(sp, cp->sense_buffer);
  1375. track_sense_len = sense_len;
  1376. if (sense_len > par_sense_len)
  1377. sense_len = par_sense_len;
  1378. memcpy(cp->sense_buffer, sense_data, sense_len);
  1379. SET_CMD_SENSE_PTR(sp, cp->sense_buffer + sense_len);
  1380. track_sense_len -= sense_len;
  1381. SET_CMD_SENSE_LEN(sp, track_sense_len);
  1382. if (track_sense_len != 0) {
  1383. rsp->status_srb = sp;
  1384. cp->result = res;
  1385. }
  1386. if (sense_len) {
  1387. ql_dbg(ql_dbg_io + ql_dbg_buffer, vha, 0x301c,
  1388. "Check condition Sense data, nexus%ld:%d:%d cmd=%p.\n",
  1389. sp->fcport->vha->host_no, cp->device->id, cp->device->lun,
  1390. cp);
  1391. ql_dump_buffer(ql_dbg_io + ql_dbg_buffer, vha, 0x302b,
  1392. cp->sense_buffer, sense_len);
  1393. }
  1394. }
  1395. struct scsi_dif_tuple {
  1396. __be16 guard; /* Checksum */
  1397. __be16 app_tag; /* APPL identifier */
  1398. __be32 ref_tag; /* Target LBA or indirect LBA */
  1399. };
  1400. /*
  1401. * Checks the guard or meta-data for the type of error
  1402. * detected by the HBA. In case of errors, we set the
  1403. * ASC/ASCQ fields in the sense buffer with ILLEGAL_REQUEST
  1404. * to indicate to the kernel that the HBA detected error.
  1405. */
  1406. static inline int
  1407. qla2x00_handle_dif_error(srb_t *sp, struct sts_entry_24xx *sts24)
  1408. {
  1409. struct scsi_qla_host *vha = sp->fcport->vha;
  1410. struct scsi_cmnd *cmd = GET_CMD_SP(sp);
  1411. uint8_t *ap = &sts24->data[12];
  1412. uint8_t *ep = &sts24->data[20];
  1413. uint32_t e_ref_tag, a_ref_tag;
  1414. uint16_t e_app_tag, a_app_tag;
  1415. uint16_t e_guard, a_guard;
  1416. /*
  1417. * swab32 of the "data" field in the beginning of qla2x00_status_entry()
  1418. * would make guard field appear at offset 2
  1419. */
  1420. a_guard = le16_to_cpu(*(uint16_t *)(ap + 2));
  1421. a_app_tag = le16_to_cpu(*(uint16_t *)(ap + 0));
  1422. a_ref_tag = le32_to_cpu(*(uint32_t *)(ap + 4));
  1423. e_guard = le16_to_cpu(*(uint16_t *)(ep + 2));
  1424. e_app_tag = le16_to_cpu(*(uint16_t *)(ep + 0));
  1425. e_ref_tag = le32_to_cpu(*(uint32_t *)(ep + 4));
  1426. ql_dbg(ql_dbg_io, vha, 0x3023,
  1427. "iocb(s) %p Returned STATUS.\n", sts24);
  1428. ql_dbg(ql_dbg_io, vha, 0x3024,
  1429. "DIF ERROR in cmd 0x%x lba 0x%llx act ref"
  1430. " tag=0x%x, exp ref_tag=0x%x, act app tag=0x%x, exp app"
  1431. " tag=0x%x, act guard=0x%x, exp guard=0x%x.\n",
  1432. cmd->cmnd[0], (u64)scsi_get_lba(cmd), a_ref_tag, e_ref_tag,
  1433. a_app_tag, e_app_tag, a_guard, e_guard);
  1434. /*
  1435. * Ignore sector if:
  1436. * For type 3: ref & app tag is all 'f's
  1437. * For type 0,1,2: app tag is all 'f's
  1438. */
  1439. if ((a_app_tag == 0xffff) &&
  1440. ((scsi_get_prot_type(cmd) != SCSI_PROT_DIF_TYPE3) ||
  1441. (a_ref_tag == 0xffffffff))) {
  1442. uint32_t blocks_done, resid;
  1443. sector_t lba_s = scsi_get_lba(cmd);
  1444. /* 2TB boundary case covered automatically with this */
  1445. blocks_done = e_ref_tag - (uint32_t)lba_s + 1;
  1446. resid = scsi_bufflen(cmd) - (blocks_done *
  1447. cmd->device->sector_size);
  1448. scsi_set_resid(cmd, resid);
  1449. cmd->result = DID_OK << 16;
  1450. /* Update protection tag */
  1451. if (scsi_prot_sg_count(cmd)) {
  1452. uint32_t i, j = 0, k = 0, num_ent;
  1453. struct scatterlist *sg;
  1454. struct sd_dif_tuple *spt;
  1455. /* Patch the corresponding protection tags */
  1456. scsi_for_each_prot_sg(cmd, sg,
  1457. scsi_prot_sg_count(cmd), i) {
  1458. num_ent = sg_dma_len(sg) / 8;
  1459. if (k + num_ent < blocks_done) {
  1460. k += num_ent;
  1461. continue;
  1462. }
  1463. j = blocks_done - k - 1;
  1464. k = blocks_done;
  1465. break;
  1466. }
  1467. if (k != blocks_done) {
  1468. ql_log(ql_log_warn, vha, 0x302f,
  1469. "unexpected tag values tag:lba=%x:%llx)\n",
  1470. e_ref_tag, (unsigned long long)lba_s);
  1471. return 1;
  1472. }
  1473. spt = page_address(sg_page(sg)) + sg->offset;
  1474. spt += j;
  1475. spt->app_tag = 0xffff;
  1476. if (scsi_get_prot_type(cmd) == SCSI_PROT_DIF_TYPE3)
  1477. spt->ref_tag = 0xffffffff;
  1478. }
  1479. return 0;
  1480. }
  1481. /* check guard */
  1482. if (e_guard != a_guard) {
  1483. scsi_build_sense_buffer(1, cmd->sense_buffer, ILLEGAL_REQUEST,
  1484. 0x10, 0x1);
  1485. set_driver_byte(cmd, DRIVER_SENSE);
  1486. set_host_byte(cmd, DID_ABORT);
  1487. cmd->result |= SAM_STAT_CHECK_CONDITION << 1;
  1488. return 1;
  1489. }
  1490. /* check ref tag */
  1491. if (e_ref_tag != a_ref_tag) {
  1492. scsi_build_sense_buffer(1, cmd->sense_buffer, ILLEGAL_REQUEST,
  1493. 0x10, 0x3);
  1494. set_driver_byte(cmd, DRIVER_SENSE);
  1495. set_host_byte(cmd, DID_ABORT);
  1496. cmd->result |= SAM_STAT_CHECK_CONDITION << 1;
  1497. return 1;
  1498. }
  1499. /* check appl tag */
  1500. if (e_app_tag != a_app_tag) {
  1501. scsi_build_sense_buffer(1, cmd->sense_buffer, ILLEGAL_REQUEST,
  1502. 0x10, 0x2);
  1503. set_driver_byte(cmd, DRIVER_SENSE);
  1504. set_host_byte(cmd, DID_ABORT);
  1505. cmd->result |= SAM_STAT_CHECK_CONDITION << 1;
  1506. return 1;
  1507. }
  1508. return 1;
  1509. }
  1510. static void
  1511. qla25xx_process_bidir_status_iocb(scsi_qla_host_t *vha, void *pkt,
  1512. struct req_que *req, uint32_t index)
  1513. {
  1514. struct qla_hw_data *ha = vha->hw;
  1515. srb_t *sp;
  1516. uint16_t comp_status;
  1517. uint16_t scsi_status;
  1518. uint16_t thread_id;
  1519. uint32_t rval = EXT_STATUS_OK;
  1520. struct fc_bsg_job *bsg_job = NULL;
  1521. sts_entry_t *sts;
  1522. struct sts_entry_24xx *sts24;
  1523. sts = (sts_entry_t *) pkt;
  1524. sts24 = (struct sts_entry_24xx *) pkt;
  1525. /* Validate handle. */
  1526. if (index >= MAX_OUTSTANDING_COMMANDS) {
  1527. ql_log(ql_log_warn, vha, 0x70af,
  1528. "Invalid SCSI completion handle 0x%x.\n", index);
  1529. set_bit(ISP_ABORT_NEEDED, &vha->dpc_flags);
  1530. return;
  1531. }
  1532. sp = req->outstanding_cmds[index];
  1533. if (sp) {
  1534. /* Free outstanding command slot. */
  1535. req->outstanding_cmds[index] = NULL;
  1536. bsg_job = sp->u.bsg_job;
  1537. } else {
  1538. ql_log(ql_log_warn, vha, 0x70b0,
  1539. "Req:%d: Invalid ISP SCSI completion handle(0x%x)\n",
  1540. req->id, index);
  1541. set_bit(ISP_ABORT_NEEDED, &vha->dpc_flags);
  1542. return;
  1543. }
  1544. if (IS_FWI2_CAPABLE(ha)) {
  1545. comp_status = le16_to_cpu(sts24->comp_status);
  1546. scsi_status = le16_to_cpu(sts24->scsi_status) & SS_MASK;
  1547. } else {
  1548. comp_status = le16_to_cpu(sts->comp_status);
  1549. scsi_status = le16_to_cpu(sts->scsi_status) & SS_MASK;
  1550. }
  1551. thread_id = bsg_job->request->rqst_data.h_vendor.vendor_cmd[1];
  1552. switch (comp_status) {
  1553. case CS_COMPLETE:
  1554. if (scsi_status == 0) {
  1555. bsg_job->reply->reply_payload_rcv_len =
  1556. bsg_job->reply_payload.payload_len;
  1557. rval = EXT_STATUS_OK;
  1558. }
  1559. goto done;
  1560. case CS_DATA_OVERRUN:
  1561. ql_dbg(ql_dbg_user, vha, 0x70b1,
  1562. "Command completed with date overrun thread_id=%d\n",
  1563. thread_id);
  1564. rval = EXT_STATUS_DATA_OVERRUN;
  1565. break;
  1566. case CS_DATA_UNDERRUN:
  1567. ql_dbg(ql_dbg_user, vha, 0x70b2,
  1568. "Command completed with date underrun thread_id=%d\n",
  1569. thread_id);
  1570. rval = EXT_STATUS_DATA_UNDERRUN;
  1571. break;
  1572. case CS_BIDIR_RD_OVERRUN:
  1573. ql_dbg(ql_dbg_user, vha, 0x70b3,
  1574. "Command completed with read data overrun thread_id=%d\n",
  1575. thread_id);
  1576. rval = EXT_STATUS_DATA_OVERRUN;
  1577. break;
  1578. case CS_BIDIR_RD_WR_OVERRUN:
  1579. ql_dbg(ql_dbg_user, vha, 0x70b4,
  1580. "Command completed with read and write data overrun "
  1581. "thread_id=%d\n", thread_id);
  1582. rval = EXT_STATUS_DATA_OVERRUN;
  1583. break;
  1584. case CS_BIDIR_RD_OVERRUN_WR_UNDERRUN:
  1585. ql_dbg(ql_dbg_user, vha, 0x70b5,
  1586. "Command completed with read data over and write data "
  1587. "underrun thread_id=%d\n", thread_id);
  1588. rval = EXT_STATUS_DATA_OVERRUN;
  1589. break;
  1590. case CS_BIDIR_RD_UNDERRUN:
  1591. ql_dbg(ql_dbg_user, vha, 0x70b6,
  1592. "Command completed with read data data underrun "
  1593. "thread_id=%d\n", thread_id);
  1594. rval = EXT_STATUS_DATA_UNDERRUN;
  1595. break;
  1596. case CS_BIDIR_RD_UNDERRUN_WR_OVERRUN:
  1597. ql_dbg(ql_dbg_user, vha, 0x70b7,
  1598. "Command completed with read data under and write data "
  1599. "overrun thread_id=%d\n", thread_id);
  1600. rval = EXT_STATUS_DATA_UNDERRUN;
  1601. break;
  1602. case CS_BIDIR_RD_WR_UNDERRUN:
  1603. ql_dbg(ql_dbg_user, vha, 0x70b8,
  1604. "Command completed with read and write data underrun "
  1605. "thread_id=%d\n", thread_id);
  1606. rval = EXT_STATUS_DATA_UNDERRUN;
  1607. break;
  1608. case CS_BIDIR_DMA:
  1609. ql_dbg(ql_dbg_user, vha, 0x70b9,
  1610. "Command completed with data DMA error thread_id=%d\n",
  1611. thread_id);
  1612. rval = EXT_STATUS_DMA_ERR;
  1613. break;
  1614. case CS_TIMEOUT:
  1615. ql_dbg(ql_dbg_user, vha, 0x70ba,
  1616. "Command completed with timeout thread_id=%d\n",
  1617. thread_id);
  1618. rval = EXT_STATUS_TIMEOUT;
  1619. break;
  1620. default:
  1621. ql_dbg(ql_dbg_user, vha, 0x70bb,
  1622. "Command completed with completion status=0x%x "
  1623. "thread_id=%d\n", comp_status, thread_id);
  1624. rval = EXT_STATUS_ERR;
  1625. break;
  1626. }
  1627. bsg_job->reply->reply_payload_rcv_len = 0;
  1628. done:
  1629. /* Return the vendor specific reply to API */
  1630. bsg_job->reply->reply_data.vendor_reply.vendor_rsp[0] = rval;
  1631. bsg_job->reply_len = sizeof(struct fc_bsg_reply);
  1632. /* Always return DID_OK, bsg will send the vendor specific response
  1633. * in this case only */
  1634. sp->done(vha, sp, (DID_OK << 6));
  1635. }
  1636. /**
  1637. * qla2x00_status_entry() - Process a Status IOCB entry.
  1638. * @ha: SCSI driver HA context
  1639. * @pkt: Entry pointer
  1640. */
  1641. static void
  1642. qla2x00_status_entry(scsi_qla_host_t *vha, struct rsp_que *rsp, void *pkt)
  1643. {
  1644. srb_t *sp;
  1645. fc_port_t *fcport;
  1646. struct scsi_cmnd *cp;
  1647. sts_entry_t *sts;
  1648. struct sts_entry_24xx *sts24;
  1649. uint16_t comp_status;
  1650. uint16_t scsi_status;
  1651. uint16_t ox_id;
  1652. uint8_t lscsi_status;
  1653. int32_t resid;
  1654. uint32_t sense_len, par_sense_len, rsp_info_len, resid_len,
  1655. fw_resid_len;
  1656. uint8_t *rsp_info, *sense_data;
  1657. struct qla_hw_data *ha = vha->hw;
  1658. uint32_t handle;
  1659. uint16_t que;
  1660. struct req_que *req;
  1661. int logit = 1;
  1662. int res = 0;
  1663. uint16_t state_flags = 0;
  1664. sts = (sts_entry_t *) pkt;
  1665. sts24 = (struct sts_entry_24xx *) pkt;
  1666. if (IS_FWI2_CAPABLE(ha)) {
  1667. comp_status = le16_to_cpu(sts24->comp_status);
  1668. scsi_status = le16_to_cpu(sts24->scsi_status) & SS_MASK;
  1669. state_flags = le16_to_cpu(sts24->state_flags);
  1670. } else {
  1671. comp_status = le16_to_cpu(sts->comp_status);
  1672. scsi_status = le16_to_cpu(sts->scsi_status) & SS_MASK;
  1673. }
  1674. handle = (uint32_t) LSW(sts->handle);
  1675. que = MSW(sts->handle);
  1676. req = ha->req_q_map[que];
  1677. /* Validate handle. */
  1678. if (handle < MAX_OUTSTANDING_COMMANDS) {
  1679. sp = req->outstanding_cmds[handle];
  1680. } else
  1681. sp = NULL;
  1682. if (sp == NULL) {
  1683. ql_dbg(ql_dbg_io, vha, 0x3017,
  1684. "Invalid status handle (0x%x).\n", sts->handle);
  1685. if (IS_QLA82XX(ha))
  1686. set_bit(FCOE_CTX_RESET_NEEDED, &vha->dpc_flags);
  1687. else
  1688. set_bit(ISP_ABORT_NEEDED, &vha->dpc_flags);
  1689. qla2xxx_wake_dpc(vha);
  1690. return;
  1691. }
  1692. if (unlikely((state_flags & BIT_1) && (sp->type == SRB_BIDI_CMD))) {
  1693. qla25xx_process_bidir_status_iocb(vha, pkt, req, handle);
  1694. return;
  1695. }
  1696. /* Fast path completion. */
  1697. if (comp_status == CS_COMPLETE && scsi_status == 0) {
  1698. qla2x00_process_completed_request(vha, req, handle);
  1699. return;
  1700. }
  1701. req->outstanding_cmds[handle] = NULL;
  1702. cp = GET_CMD_SP(sp);
  1703. if (cp == NULL) {
  1704. ql_dbg(ql_dbg_io, vha, 0x3018,
  1705. "Command already returned (0x%x/%p).\n",
  1706. sts->handle, sp);
  1707. return;
  1708. }
  1709. lscsi_status = scsi_status & STATUS_MASK;
  1710. fcport = sp->fcport;
  1711. ox_id = 0;
  1712. sense_len = par_sense_len = rsp_info_len = resid_len =
  1713. fw_resid_len = 0;
  1714. if (IS_FWI2_CAPABLE(ha)) {
  1715. if (scsi_status & SS_SENSE_LEN_VALID)
  1716. sense_len = le32_to_cpu(sts24->sense_len);
  1717. if (scsi_status & SS_RESPONSE_INFO_LEN_VALID)
  1718. rsp_info_len = le32_to_cpu(sts24->rsp_data_len);
  1719. if (scsi_status & (SS_RESIDUAL_UNDER | SS_RESIDUAL_OVER))
  1720. resid_len = le32_to_cpu(sts24->rsp_residual_count);
  1721. if (comp_status == CS_DATA_UNDERRUN)
  1722. fw_resid_len = le32_to_cpu(sts24->residual_len);
  1723. rsp_info = sts24->data;
  1724. sense_data = sts24->data;
  1725. host_to_fcp_swap(sts24->data, sizeof(sts24->data));
  1726. ox_id = le16_to_cpu(sts24->ox_id);
  1727. par_sense_len = sizeof(sts24->data);
  1728. } else {
  1729. if (scsi_status & SS_SENSE_LEN_VALID)
  1730. sense_len = le16_to_cpu(sts->req_sense_length);
  1731. if (scsi_status & SS_RESPONSE_INFO_LEN_VALID)
  1732. rsp_info_len = le16_to_cpu(sts->rsp_info_len);
  1733. resid_len = le32_to_cpu(sts->residual_length);
  1734. rsp_info = sts->rsp_info;
  1735. sense_data = sts->req_sense_data;
  1736. par_sense_len = sizeof(sts->req_sense_data);
  1737. }
  1738. /* Check for any FCP transport errors. */
  1739. if (scsi_status & SS_RESPONSE_INFO_LEN_VALID) {
  1740. /* Sense data lies beyond any FCP RESPONSE data. */
  1741. if (IS_FWI2_CAPABLE(ha)) {
  1742. sense_data += rsp_info_len;
  1743. par_sense_len -= rsp_info_len;
  1744. }
  1745. if (rsp_info_len > 3 && rsp_info[3]) {
  1746. ql_dbg(ql_dbg_io, fcport->vha, 0x3019,
  1747. "FCP I/O protocol failure (0x%x/0x%x).\n",
  1748. rsp_info_len, rsp_info[3]);
  1749. res = DID_BUS_BUSY << 16;
  1750. goto out;
  1751. }
  1752. }
  1753. /* Check for overrun. */
  1754. if (IS_FWI2_CAPABLE(ha) && comp_status == CS_COMPLETE &&
  1755. scsi_status & SS_RESIDUAL_OVER)
  1756. comp_status = CS_DATA_OVERRUN;
  1757. /*
  1758. * Based on Host and scsi status generate status code for Linux
  1759. */
  1760. switch (comp_status) {
  1761. case CS_COMPLETE:
  1762. case CS_QUEUE_FULL:
  1763. if (scsi_status == 0) {
  1764. res = DID_OK << 16;
  1765. break;
  1766. }
  1767. if (scsi_status & (SS_RESIDUAL_UNDER | SS_RESIDUAL_OVER)) {
  1768. resid = resid_len;
  1769. scsi_set_resid(cp, resid);
  1770. if (!lscsi_status &&
  1771. ((unsigned)(scsi_bufflen(cp) - resid) <
  1772. cp->underflow)) {
  1773. ql_dbg(ql_dbg_io, fcport->vha, 0x301a,
  1774. "Mid-layer underflow "
  1775. "detected (0x%x of 0x%x bytes).\n",
  1776. resid, scsi_bufflen(cp));
  1777. res = DID_ERROR << 16;
  1778. break;
  1779. }
  1780. }
  1781. res = DID_OK << 16 | lscsi_status;
  1782. if (lscsi_status == SAM_STAT_TASK_SET_FULL) {
  1783. ql_dbg(ql_dbg_io, fcport->vha, 0x301b,
  1784. "QUEUE FULL detected.\n");
  1785. break;
  1786. }
  1787. logit = 0;
  1788. if (lscsi_status != SS_CHECK_CONDITION)
  1789. break;
  1790. memset(cp->sense_buffer, 0, SCSI_SENSE_BUFFERSIZE);
  1791. if (!(scsi_status & SS_SENSE_LEN_VALID))
  1792. break;
  1793. qla2x00_handle_sense(sp, sense_data, par_sense_len, sense_len,
  1794. rsp, res);
  1795. break;
  1796. case CS_DATA_UNDERRUN:
  1797. /* Use F/W calculated residual length. */
  1798. resid = IS_FWI2_CAPABLE(ha) ? fw_resid_len : resid_len;
  1799. scsi_set_resid(cp, resid);
  1800. if (scsi_status & SS_RESIDUAL_UNDER) {
  1801. if (IS_FWI2_CAPABLE(ha) && fw_resid_len != resid_len) {
  1802. ql_dbg(ql_dbg_io, fcport->vha, 0x301d,
  1803. "Dropped frame(s) detected "
  1804. "(0x%x of 0x%x bytes).\n",
  1805. resid, scsi_bufflen(cp));
  1806. res = DID_ERROR << 16 | lscsi_status;
  1807. goto check_scsi_status;
  1808. }
  1809. if (!lscsi_status &&
  1810. ((unsigned)(scsi_bufflen(cp) - resid) <
  1811. cp->underflow)) {
  1812. ql_dbg(ql_dbg_io, fcport->vha, 0x301e,
  1813. "Mid-layer underflow "
  1814. "detected (0x%x of 0x%x bytes).\n",
  1815. resid, scsi_bufflen(cp));
  1816. res = DID_ERROR << 16;
  1817. break;
  1818. }
  1819. } else if (lscsi_status != SAM_STAT_TASK_SET_FULL &&
  1820. lscsi_status != SAM_STAT_BUSY) {
  1821. /*
  1822. * scsi status of task set and busy are considered to be
  1823. * task not completed.
  1824. */
  1825. ql_dbg(ql_dbg_io, fcport->vha, 0x301f,
  1826. "Dropped frame(s) detected (0x%x "
  1827. "of 0x%x bytes).\n", resid,
  1828. scsi_bufflen(cp));
  1829. res = DID_ERROR << 16 | lscsi_status;
  1830. goto check_scsi_status;
  1831. } else {
  1832. ql_dbg(ql_dbg_io, fcport->vha, 0x3030,
  1833. "scsi_status: 0x%x, lscsi_status: 0x%x\n",
  1834. scsi_status, lscsi_status);
  1835. }
  1836. res = DID_OK << 16 | lscsi_status;
  1837. logit = 0;
  1838. check_scsi_status:
  1839. /*
  1840. * Check to see if SCSI Status is non zero. If so report SCSI
  1841. * Status.
  1842. */
  1843. if (lscsi_status != 0) {
  1844. if (lscsi_status == SAM_STAT_TASK_SET_FULL) {
  1845. ql_dbg(ql_dbg_io, fcport->vha, 0x3020,
  1846. "QUEUE FULL detected.\n");
  1847. logit = 1;
  1848. break;
  1849. }
  1850. if (lscsi_status != SS_CHECK_CONDITION)
  1851. break;
  1852. memset(cp->sense_buffer, 0, SCSI_SENSE_BUFFERSIZE);
  1853. if (!(scsi_status & SS_SENSE_LEN_VALID))
  1854. break;
  1855. qla2x00_handle_sense(sp, sense_data, par_sense_len,
  1856. sense_len, rsp, res);
  1857. }
  1858. break;
  1859. case CS_PORT_LOGGED_OUT:
  1860. case CS_PORT_CONFIG_CHG:
  1861. case CS_PORT_BUSY:
  1862. case CS_INCOMPLETE:
  1863. case CS_PORT_UNAVAILABLE:
  1864. case CS_TIMEOUT:
  1865. case CS_RESET:
  1866. /*
  1867. * We are going to have the fc class block the rport
  1868. * while we try to recover so instruct the mid layer
  1869. * to requeue until the class decides how to handle this.
  1870. */
  1871. res = DID_TRANSPORT_DISRUPTED << 16;
  1872. if (comp_status == CS_TIMEOUT) {
  1873. if (IS_FWI2_CAPABLE(ha))
  1874. break;
  1875. else if ((le16_to_cpu(sts->status_flags) &
  1876. SF_LOGOUT_SENT) == 0)
  1877. break;
  1878. }
  1879. ql_dbg(ql_dbg_io, fcport->vha, 0x3021,
  1880. "Port down status: port-state=0x%x.\n",
  1881. atomic_read(&fcport->state));
  1882. if (atomic_read(&fcport->state) == FCS_ONLINE)
  1883. qla2x00_mark_device_lost(fcport->vha, fcport, 1, 1);
  1884. break;
  1885. case CS_ABORTED:
  1886. res = DID_RESET << 16;
  1887. break;
  1888. case CS_DIF_ERROR:
  1889. logit = qla2x00_handle_dif_error(sp, sts24);
  1890. res = cp->result;
  1891. break;
  1892. case CS_TRANSPORT:
  1893. res = DID_ERROR << 16;
  1894. if (!IS_PI_SPLIT_DET_CAPABLE(ha))
  1895. break;
  1896. if (state_flags & BIT_4)
  1897. scmd_printk(KERN_WARNING, cp,
  1898. "Unsupported device '%s' found.\n",
  1899. cp->device->vendor);
  1900. break;
  1901. default:
  1902. res = DID_ERROR << 16;
  1903. break;
  1904. }
  1905. out:
  1906. if (logit)
  1907. ql_dbg(ql_dbg_io, fcport->vha, 0x3022,
  1908. "FCP command status: 0x%x-0x%x (0x%x) "
  1909. "nexus=%ld:%d:%d portid=%02x%02x%02x oxid=0x%x "
  1910. "cdb=%02x%02x%02x%02x%02x%02x%02x%02x%02x%02x len=0x%x "
  1911. "rsp_info=0x%x resid=0x%x fw_resid=0x%x.\n",
  1912. comp_status, scsi_status, res, vha->host_no,
  1913. cp->device->id, cp->device->lun, fcport->d_id.b.domain,
  1914. fcport->d_id.b.area, fcport->d_id.b.al_pa, ox_id,
  1915. cp->cmnd[0], cp->cmnd[1], cp->cmnd[2], cp->cmnd[3],
  1916. cp->cmnd[4], cp->cmnd[5], cp->cmnd[6], cp->cmnd[7],
  1917. cp->cmnd[8], cp->cmnd[9], scsi_bufflen(cp), rsp_info_len,
  1918. resid_len, fw_resid_len);
  1919. if (rsp->status_srb == NULL)
  1920. sp->done(ha, sp, res);
  1921. }
  1922. /**
  1923. * qla2x00_status_cont_entry() - Process a Status Continuations entry.
  1924. * @ha: SCSI driver HA context
  1925. * @pkt: Entry pointer
  1926. *
  1927. * Extended sense data.
  1928. */
  1929. static void
  1930. qla2x00_status_cont_entry(struct rsp_que *rsp, sts_cont_entry_t *pkt)
  1931. {
  1932. uint8_t sense_sz = 0;
  1933. struct qla_hw_data *ha = rsp->hw;
  1934. struct scsi_qla_host *vha = pci_get_drvdata(ha->pdev);
  1935. srb_t *sp = rsp->status_srb;
  1936. struct scsi_cmnd *cp;
  1937. uint32_t sense_len;
  1938. uint8_t *sense_ptr;
  1939. if (!sp || !GET_CMD_SENSE_LEN(sp))
  1940. return;
  1941. sense_len = GET_CMD_SENSE_LEN(sp);
  1942. sense_ptr = GET_CMD_SENSE_PTR(sp);
  1943. cp = GET_CMD_SP(sp);
  1944. if (cp == NULL) {
  1945. ql_log(ql_log_warn, vha, 0x3025,
  1946. "cmd is NULL: already returned to OS (sp=%p).\n", sp);
  1947. rsp->status_srb = NULL;
  1948. return;
  1949. }
  1950. if (sense_len > sizeof(pkt->data))
  1951. sense_sz = sizeof(pkt->data);
  1952. else
  1953. sense_sz = sense_len;
  1954. /* Move sense data. */
  1955. if (IS_FWI2_CAPABLE(ha))
  1956. host_to_fcp_swap(pkt->data, sizeof(pkt->data));
  1957. memcpy(sense_ptr, pkt->data, sense_sz);
  1958. ql_dump_buffer(ql_dbg_io + ql_dbg_buffer, vha, 0x302c,
  1959. sense_ptr, sense_sz);
  1960. sense_len -= sense_sz;
  1961. sense_ptr += sense_sz;
  1962. SET_CMD_SENSE_PTR(sp, sense_ptr);
  1963. SET_CMD_SENSE_LEN(sp, sense_len);
  1964. /* Place command on done queue. */
  1965. if (sense_len == 0) {
  1966. rsp->status_srb = NULL;
  1967. sp->done(ha, sp, cp->result);
  1968. }
  1969. }
  1970. /**
  1971. * qla2x00_error_entry() - Process an error entry.
  1972. * @ha: SCSI driver HA context
  1973. * @pkt: Entry pointer
  1974. */
  1975. static void
  1976. qla2x00_error_entry(scsi_qla_host_t *vha, struct rsp_que *rsp, sts_entry_t *pkt)
  1977. {
  1978. srb_t *sp;
  1979. struct qla_hw_data *ha = vha->hw;
  1980. const char func[] = "ERROR-IOCB";
  1981. uint16_t que = MSW(pkt->handle);
  1982. struct req_que *req = NULL;
  1983. int res = DID_ERROR << 16;
  1984. ql_dbg(ql_dbg_async, vha, 0x502a,
  1985. "type of error status in response: 0x%x\n", pkt->entry_status);
  1986. if (que >= ha->max_req_queues || !ha->req_q_map[que])
  1987. goto fatal;
  1988. req = ha->req_q_map[que];
  1989. if (pkt->entry_status & RF_BUSY)
  1990. res = DID_BUS_BUSY << 16;
  1991. sp = qla2x00_get_sp_from_handle(vha, func, req, pkt);
  1992. if (sp) {
  1993. sp->done(ha, sp, res);
  1994. return;
  1995. }
  1996. fatal:
  1997. ql_log(ql_log_warn, vha, 0x5030,
  1998. "Error entry - invalid handle/queue.\n");
  1999. if (IS_QLA82XX(ha))
  2000. set_bit(FCOE_CTX_RESET_NEEDED, &vha->dpc_flags);
  2001. else
  2002. set_bit(ISP_ABORT_NEEDED, &vha->dpc_flags);
  2003. qla2xxx_wake_dpc(vha);
  2004. }
  2005. /**
  2006. * qla24xx_mbx_completion() - Process mailbox command completions.
  2007. * @ha: SCSI driver HA context
  2008. * @mb0: Mailbox0 register
  2009. */
  2010. static void
  2011. qla24xx_mbx_completion(scsi_qla_host_t *vha, uint16_t mb0)
  2012. {
  2013. uint16_t cnt;
  2014. uint32_t mboxes;
  2015. uint16_t __iomem *wptr;
  2016. struct qla_hw_data *ha = vha->hw;
  2017. struct device_reg_24xx __iomem *reg = &ha->iobase->isp24;
  2018. /* Read all mbox registers? */
  2019. mboxes = (1 << ha->mbx_count) - 1;
  2020. if (!ha->mcp)
  2021. ql_dbg(ql_dbg_async, vha, 0x504e, "MBX pointer ERROR.\n");
  2022. else
  2023. mboxes = ha->mcp->in_mb;
  2024. /* Load return mailbox registers. */
  2025. ha->flags.mbox_int = 1;
  2026. ha->mailbox_out[0] = mb0;
  2027. mboxes >>= 1;
  2028. wptr = (uint16_t __iomem *)&reg->mailbox1;
  2029. for (cnt = 1; cnt < ha->mbx_count; cnt++) {
  2030. if (mboxes & BIT_0)
  2031. ha->mailbox_out[cnt] = RD_REG_WORD(wptr);
  2032. mboxes >>= 1;
  2033. wptr++;
  2034. }
  2035. }
  2036. /**
  2037. * qla24xx_process_response_queue() - Process response queue entries.
  2038. * @ha: SCSI driver HA context
  2039. */
  2040. void qla24xx_process_response_queue(struct scsi_qla_host *vha,
  2041. struct rsp_que *rsp)
  2042. {
  2043. struct sts_entry_24xx *pkt;
  2044. struct qla_hw_data *ha = vha->hw;
  2045. if (!vha->flags.online)
  2046. return;
  2047. while (rsp->ring_ptr->signature != RESPONSE_PROCESSED) {
  2048. pkt = (struct sts_entry_24xx *)rsp->ring_ptr;
  2049. rsp->ring_index++;
  2050. if (rsp->ring_index == rsp->length) {
  2051. rsp->ring_index = 0;
  2052. rsp->ring_ptr = rsp->ring;
  2053. } else {
  2054. rsp->ring_ptr++;
  2055. }
  2056. if (pkt->entry_status != 0) {
  2057. qla2x00_error_entry(vha, rsp, (sts_entry_t *) pkt);
  2058. (void)qlt_24xx_process_response_error(vha, pkt);
  2059. ((response_t *)pkt)->signature = RESPONSE_PROCESSED;
  2060. wmb();
  2061. continue;
  2062. }
  2063. switch (pkt->entry_type) {
  2064. case STATUS_TYPE:
  2065. qla2x00_status_entry(vha, rsp, pkt);
  2066. break;
  2067. case STATUS_CONT_TYPE:
  2068. qla2x00_status_cont_entry(rsp, (sts_cont_entry_t *)pkt);
  2069. break;
  2070. case VP_RPT_ID_IOCB_TYPE:
  2071. qla24xx_report_id_acquisition(vha,
  2072. (struct vp_rpt_id_entry_24xx *)pkt);
  2073. break;
  2074. case LOGINOUT_PORT_IOCB_TYPE:
  2075. qla24xx_logio_entry(vha, rsp->req,
  2076. (struct logio_entry_24xx *)pkt);
  2077. break;
  2078. case TSK_MGMT_IOCB_TYPE:
  2079. qla24xx_tm_iocb_entry(vha, rsp->req,
  2080. (struct tsk_mgmt_entry *)pkt);
  2081. break;
  2082. case CT_IOCB_TYPE:
  2083. qla24xx_els_ct_entry(vha, rsp->req, pkt, CT_IOCB_TYPE);
  2084. break;
  2085. case ELS_IOCB_TYPE:
  2086. qla24xx_els_ct_entry(vha, rsp->req, pkt, ELS_IOCB_TYPE);
  2087. break;
  2088. case ABTS_RECV_24XX:
  2089. /* ensure that the ATIO queue is empty */
  2090. qlt_24xx_process_atio_queue(vha);
  2091. case ABTS_RESP_24XX:
  2092. case CTIO_TYPE7:
  2093. case NOTIFY_ACK_TYPE:
  2094. qlt_response_pkt_all_vps(vha, (response_t *)pkt);
  2095. break;
  2096. case MARKER_TYPE:
  2097. /* Do nothing in this case, this check is to prevent it
  2098. * from falling into default case
  2099. */
  2100. break;
  2101. default:
  2102. /* Type Not Supported. */
  2103. ql_dbg(ql_dbg_async, vha, 0x5042,
  2104. "Received unknown response pkt type %x "
  2105. "entry status=%x.\n",
  2106. pkt->entry_type, pkt->entry_status);
  2107. break;
  2108. }
  2109. ((response_t *)pkt)->signature = RESPONSE_PROCESSED;
  2110. wmb();
  2111. }
  2112. /* Adjust ring index */
  2113. if (IS_QLA82XX(ha)) {
  2114. struct device_reg_82xx __iomem *reg = &ha->iobase->isp82;
  2115. WRT_REG_DWORD(&reg->rsp_q_out[0], rsp->ring_index);
  2116. } else
  2117. WRT_REG_DWORD(rsp->rsp_q_out, rsp->ring_index);
  2118. }
  2119. static void
  2120. qla2xxx_check_risc_status(scsi_qla_host_t *vha)
  2121. {
  2122. int rval;
  2123. uint32_t cnt;
  2124. struct qla_hw_data *ha = vha->hw;
  2125. struct device_reg_24xx __iomem *reg = &ha->iobase->isp24;
  2126. if (!IS_QLA25XX(ha) && !IS_QLA81XX(ha) && !IS_QLA83XX(ha))
  2127. return;
  2128. rval = QLA_SUCCESS;
  2129. WRT_REG_DWORD(&reg->iobase_addr, 0x7C00);
  2130. RD_REG_DWORD(&reg->iobase_addr);
  2131. WRT_REG_DWORD(&reg->iobase_window, 0x0001);
  2132. for (cnt = 10000; (RD_REG_DWORD(&reg->iobase_window) & BIT_0) == 0 &&
  2133. rval == QLA_SUCCESS; cnt--) {
  2134. if (cnt) {
  2135. WRT_REG_DWORD(&reg->iobase_window, 0x0001);
  2136. udelay(10);
  2137. } else
  2138. rval = QLA_FUNCTION_TIMEOUT;
  2139. }
  2140. if (rval == QLA_SUCCESS)
  2141. goto next_test;
  2142. WRT_REG_DWORD(&reg->iobase_window, 0x0003);
  2143. for (cnt = 100; (RD_REG_DWORD(&reg->iobase_window) & BIT_0) == 0 &&
  2144. rval == QLA_SUCCESS; cnt--) {
  2145. if (cnt) {
  2146. WRT_REG_DWORD(&reg->iobase_window, 0x0003);
  2147. udelay(10);
  2148. } else
  2149. rval = QLA_FUNCTION_TIMEOUT;
  2150. }
  2151. if (rval != QLA_SUCCESS)
  2152. goto done;
  2153. next_test:
  2154. if (RD_REG_DWORD(&reg->iobase_c8) & BIT_3)
  2155. ql_log(ql_log_info, vha, 0x504c,
  2156. "Additional code -- 0x55AA.\n");
  2157. done:
  2158. WRT_REG_DWORD(&reg->iobase_window, 0x0000);
  2159. RD_REG_DWORD(&reg->iobase_window);
  2160. }
  2161. /**
  2162. * qla24xx_intr_handler() - Process interrupts for the ISP23xx and ISP24xx.
  2163. * @irq:
  2164. * @dev_id: SCSI driver HA context
  2165. *
  2166. * Called by system whenever the host adapter generates an interrupt.
  2167. *
  2168. * Returns handled flag.
  2169. */
  2170. irqreturn_t
  2171. qla24xx_intr_handler(int irq, void *dev_id)
  2172. {
  2173. scsi_qla_host_t *vha;
  2174. struct qla_hw_data *ha;
  2175. struct device_reg_24xx __iomem *reg;
  2176. int status;
  2177. unsigned long iter;
  2178. uint32_t stat;
  2179. uint32_t hccr;
  2180. uint16_t mb[8];
  2181. struct rsp_que *rsp;
  2182. unsigned long flags;
  2183. rsp = (struct rsp_que *) dev_id;
  2184. if (!rsp) {
  2185. ql_log(ql_log_info, NULL, 0x5059,
  2186. "%s: NULL response queue pointer.\n", __func__);
  2187. return IRQ_NONE;
  2188. }
  2189. ha = rsp->hw;
  2190. reg = &ha->iobase->isp24;
  2191. status = 0;
  2192. if (unlikely(pci_channel_offline(ha->pdev)))
  2193. return IRQ_HANDLED;
  2194. spin_lock_irqsave(&ha->hardware_lock, flags);
  2195. vha = pci_get_drvdata(ha->pdev);
  2196. for (iter = 50; iter--; ) {
  2197. stat = RD_REG_DWORD(&reg->host_status);
  2198. if (stat & HSRX_RISC_PAUSED) {
  2199. if (unlikely(pci_channel_offline(ha->pdev)))
  2200. break;
  2201. hccr = RD_REG_DWORD(&reg->hccr);
  2202. ql_log(ql_log_warn, vha, 0x504b,
  2203. "RISC paused -- HCCR=%x, Dumping firmware.\n",
  2204. hccr);
  2205. qla2xxx_check_risc_status(vha);
  2206. ha->isp_ops->fw_dump(vha, 1);
  2207. set_bit(ISP_ABORT_NEEDED, &vha->dpc_flags);
  2208. break;
  2209. } else if ((stat & HSRX_RISC_INT) == 0)
  2210. break;
  2211. switch (stat & 0xff) {
  2212. case INTR_ROM_MB_SUCCESS:
  2213. case INTR_ROM_MB_FAILED:
  2214. case INTR_MB_SUCCESS:
  2215. case INTR_MB_FAILED:
  2216. qla24xx_mbx_completion(vha, MSW(stat));
  2217. status |= MBX_INTERRUPT;
  2218. break;
  2219. case INTR_ASYNC_EVENT:
  2220. mb[0] = MSW(stat);
  2221. mb[1] = RD_REG_WORD(&reg->mailbox1);
  2222. mb[2] = RD_REG_WORD(&reg->mailbox2);
  2223. mb[3] = RD_REG_WORD(&reg->mailbox3);
  2224. qla2x00_async_event(vha, rsp, mb);
  2225. break;
  2226. case INTR_RSP_QUE_UPDATE:
  2227. case INTR_RSP_QUE_UPDATE_83XX:
  2228. qla24xx_process_response_queue(vha, rsp);
  2229. break;
  2230. case INTR_ATIO_QUE_UPDATE:
  2231. qlt_24xx_process_atio_queue(vha);
  2232. break;
  2233. case INTR_ATIO_RSP_QUE_UPDATE:
  2234. qlt_24xx_process_atio_queue(vha);
  2235. qla24xx_process_response_queue(vha, rsp);
  2236. break;
  2237. default:
  2238. ql_dbg(ql_dbg_async, vha, 0x504f,
  2239. "Unrecognized interrupt type (%d).\n", stat * 0xff);
  2240. break;
  2241. }
  2242. WRT_REG_DWORD(&reg->hccr, HCCRX_CLR_RISC_INT);
  2243. RD_REG_DWORD_RELAXED(&reg->hccr);
  2244. if (unlikely(IS_QLA83XX(ha) && (ha->pdev->revision == 1)))
  2245. ndelay(3500);
  2246. }
  2247. spin_unlock_irqrestore(&ha->hardware_lock, flags);
  2248. if (test_bit(MBX_INTR_WAIT, &ha->mbx_cmd_flags) &&
  2249. (status & MBX_INTERRUPT) && ha->flags.mbox_int) {
  2250. set_bit(MBX_INTERRUPT, &ha->mbx_cmd_flags);
  2251. complete(&ha->mbx_intr_comp);
  2252. }
  2253. return IRQ_HANDLED;
  2254. }
  2255. static irqreturn_t
  2256. qla24xx_msix_rsp_q(int irq, void *dev_id)
  2257. {
  2258. struct qla_hw_data *ha;
  2259. struct rsp_que *rsp;
  2260. struct device_reg_24xx __iomem *reg;
  2261. struct scsi_qla_host *vha;
  2262. unsigned long flags;
  2263. rsp = (struct rsp_que *) dev_id;
  2264. if (!rsp) {
  2265. ql_log(ql_log_info, NULL, 0x505a,
  2266. "%s: NULL response queue pointer.\n", __func__);
  2267. return IRQ_NONE;
  2268. }
  2269. ha = rsp->hw;
  2270. reg = &ha->iobase->isp24;
  2271. spin_lock_irqsave(&ha->hardware_lock, flags);
  2272. vha = pci_get_drvdata(ha->pdev);
  2273. qla24xx_process_response_queue(vha, rsp);
  2274. if (!ha->flags.disable_msix_handshake) {
  2275. WRT_REG_DWORD(&reg->hccr, HCCRX_CLR_RISC_INT);
  2276. RD_REG_DWORD_RELAXED(&reg->hccr);
  2277. }
  2278. spin_unlock_irqrestore(&ha->hardware_lock, flags);
  2279. return IRQ_HANDLED;
  2280. }
  2281. static irqreturn_t
  2282. qla25xx_msix_rsp_q(int irq, void *dev_id)
  2283. {
  2284. struct qla_hw_data *ha;
  2285. struct rsp_que *rsp;
  2286. struct device_reg_24xx __iomem *reg;
  2287. unsigned long flags;
  2288. rsp = (struct rsp_que *) dev_id;
  2289. if (!rsp) {
  2290. ql_log(ql_log_info, NULL, 0x505b,
  2291. "%s: NULL response queue pointer.\n", __func__);
  2292. return IRQ_NONE;
  2293. }
  2294. ha = rsp->hw;
  2295. /* Clear the interrupt, if enabled, for this response queue */
  2296. if (!ha->flags.disable_msix_handshake) {
  2297. reg = &ha->iobase->isp24;
  2298. spin_lock_irqsave(&ha->hardware_lock, flags);
  2299. WRT_REG_DWORD(&reg->hccr, HCCRX_CLR_RISC_INT);
  2300. RD_REG_DWORD_RELAXED(&reg->hccr);
  2301. spin_unlock_irqrestore(&ha->hardware_lock, flags);
  2302. }
  2303. queue_work_on((int) (rsp->id - 1), ha->wq, &rsp->q_work);
  2304. return IRQ_HANDLED;
  2305. }
  2306. static irqreturn_t
  2307. qla24xx_msix_default(int irq, void *dev_id)
  2308. {
  2309. scsi_qla_host_t *vha;
  2310. struct qla_hw_data *ha;
  2311. struct rsp_que *rsp;
  2312. struct device_reg_24xx __iomem *reg;
  2313. int status;
  2314. uint32_t stat;
  2315. uint32_t hccr;
  2316. uint16_t mb[8];
  2317. unsigned long flags;
  2318. rsp = (struct rsp_que *) dev_id;
  2319. if (!rsp) {
  2320. ql_log(ql_log_info, NULL, 0x505c,
  2321. "%s: NULL response queue pointer.\n", __func__);
  2322. return IRQ_NONE;
  2323. }
  2324. ha = rsp->hw;
  2325. reg = &ha->iobase->isp24;
  2326. status = 0;
  2327. spin_lock_irqsave(&ha->hardware_lock, flags);
  2328. vha = pci_get_drvdata(ha->pdev);
  2329. do {
  2330. stat = RD_REG_DWORD(&reg->host_status);
  2331. if (stat & HSRX_RISC_PAUSED) {
  2332. if (unlikely(pci_channel_offline(ha->pdev)))
  2333. break;
  2334. hccr = RD_REG_DWORD(&reg->hccr);
  2335. ql_log(ql_log_info, vha, 0x5050,
  2336. "RISC paused -- HCCR=%x, Dumping firmware.\n",
  2337. hccr);
  2338. qla2xxx_check_risc_status(vha);
  2339. ha->isp_ops->fw_dump(vha, 1);
  2340. set_bit(ISP_ABORT_NEEDED, &vha->dpc_flags);
  2341. break;
  2342. } else if ((stat & HSRX_RISC_INT) == 0)
  2343. break;
  2344. switch (stat & 0xff) {
  2345. case INTR_ROM_MB_SUCCESS:
  2346. case INTR_ROM_MB_FAILED:
  2347. case INTR_MB_SUCCESS:
  2348. case INTR_MB_FAILED:
  2349. qla24xx_mbx_completion(vha, MSW(stat));
  2350. status |= MBX_INTERRUPT;
  2351. break;
  2352. case INTR_ASYNC_EVENT:
  2353. mb[0] = MSW(stat);
  2354. mb[1] = RD_REG_WORD(&reg->mailbox1);
  2355. mb[2] = RD_REG_WORD(&reg->mailbox2);
  2356. mb[3] = RD_REG_WORD(&reg->mailbox3);
  2357. qla2x00_async_event(vha, rsp, mb);
  2358. break;
  2359. case INTR_RSP_QUE_UPDATE:
  2360. case INTR_RSP_QUE_UPDATE_83XX:
  2361. qla24xx_process_response_queue(vha, rsp);
  2362. break;
  2363. case INTR_ATIO_QUE_UPDATE:
  2364. qlt_24xx_process_atio_queue(vha);
  2365. break;
  2366. case INTR_ATIO_RSP_QUE_UPDATE:
  2367. qlt_24xx_process_atio_queue(vha);
  2368. qla24xx_process_response_queue(vha, rsp);
  2369. break;
  2370. default:
  2371. ql_dbg(ql_dbg_async, vha, 0x5051,
  2372. "Unrecognized interrupt type (%d).\n", stat & 0xff);
  2373. break;
  2374. }
  2375. WRT_REG_DWORD(&reg->hccr, HCCRX_CLR_RISC_INT);
  2376. } while (0);
  2377. spin_unlock_irqrestore(&ha->hardware_lock, flags);
  2378. if (test_bit(MBX_INTR_WAIT, &ha->mbx_cmd_flags) &&
  2379. (status & MBX_INTERRUPT) && ha->flags.mbox_int) {
  2380. set_bit(MBX_INTERRUPT, &ha->mbx_cmd_flags);
  2381. complete(&ha->mbx_intr_comp);
  2382. }
  2383. return IRQ_HANDLED;
  2384. }
  2385. /* Interrupt handling helpers. */
  2386. struct qla_init_msix_entry {
  2387. const char *name;
  2388. irq_handler_t handler;
  2389. };
  2390. static struct qla_init_msix_entry msix_entries[3] = {
  2391. { "qla2xxx (default)", qla24xx_msix_default },
  2392. { "qla2xxx (rsp_q)", qla24xx_msix_rsp_q },
  2393. { "qla2xxx (multiq)", qla25xx_msix_rsp_q },
  2394. };
  2395. static struct qla_init_msix_entry qla82xx_msix_entries[2] = {
  2396. { "qla2xxx (default)", qla82xx_msix_default },
  2397. { "qla2xxx (rsp_q)", qla82xx_msix_rsp_q },
  2398. };
  2399. static void
  2400. qla24xx_disable_msix(struct qla_hw_data *ha)
  2401. {
  2402. int i;
  2403. struct qla_msix_entry *qentry;
  2404. scsi_qla_host_t *vha = pci_get_drvdata(ha->pdev);
  2405. for (i = 0; i < ha->msix_count; i++) {
  2406. qentry = &ha->msix_entries[i];
  2407. if (qentry->have_irq)
  2408. free_irq(qentry->vector, qentry->rsp);
  2409. }
  2410. pci_disable_msix(ha->pdev);
  2411. kfree(ha->msix_entries);
  2412. ha->msix_entries = NULL;
  2413. ha->flags.msix_enabled = 0;
  2414. ql_dbg(ql_dbg_init, vha, 0x0042,
  2415. "Disabled the MSI.\n");
  2416. }
  2417. static int
  2418. qla24xx_enable_msix(struct qla_hw_data *ha, struct rsp_que *rsp)
  2419. {
  2420. #define MIN_MSIX_COUNT 2
  2421. int i, ret;
  2422. struct msix_entry *entries;
  2423. struct qla_msix_entry *qentry;
  2424. scsi_qla_host_t *vha = pci_get_drvdata(ha->pdev);
  2425. entries = kzalloc(sizeof(struct msix_entry) * ha->msix_count,
  2426. GFP_KERNEL);
  2427. if (!entries) {
  2428. ql_log(ql_log_warn, vha, 0x00bc,
  2429. "Failed to allocate memory for msix_entry.\n");
  2430. return -ENOMEM;
  2431. }
  2432. for (i = 0; i < ha->msix_count; i++)
  2433. entries[i].entry = i;
  2434. ret = pci_enable_msix(ha->pdev, entries, ha->msix_count);
  2435. if (ret) {
  2436. if (ret < MIN_MSIX_COUNT)
  2437. goto msix_failed;
  2438. ql_log(ql_log_warn, vha, 0x00c6,
  2439. "MSI-X: Failed to enable support "
  2440. "-- %d/%d\n Retry with %d vectors.\n",
  2441. ha->msix_count, ret, ret);
  2442. ha->msix_count = ret;
  2443. ret = pci_enable_msix(ha->pdev, entries, ha->msix_count);
  2444. if (ret) {
  2445. msix_failed:
  2446. ql_log(ql_log_fatal, vha, 0x00c7,
  2447. "MSI-X: Failed to enable support, "
  2448. "giving up -- %d/%d.\n",
  2449. ha->msix_count, ret);
  2450. goto msix_out;
  2451. }
  2452. ha->max_rsp_queues = ha->msix_count - 1;
  2453. }
  2454. ha->msix_entries = kzalloc(sizeof(struct qla_msix_entry) *
  2455. ha->msix_count, GFP_KERNEL);
  2456. if (!ha->msix_entries) {
  2457. ql_log(ql_log_fatal, vha, 0x00c8,
  2458. "Failed to allocate memory for ha->msix_entries.\n");
  2459. ret = -ENOMEM;
  2460. goto msix_out;
  2461. }
  2462. ha->flags.msix_enabled = 1;
  2463. for (i = 0; i < ha->msix_count; i++) {
  2464. qentry = &ha->msix_entries[i];
  2465. qentry->vector = entries[i].vector;
  2466. qentry->entry = entries[i].entry;
  2467. qentry->have_irq = 0;
  2468. qentry->rsp = NULL;
  2469. }
  2470. /* Enable MSI-X vectors for the base queue */
  2471. for (i = 0; i < 2; i++) {
  2472. qentry = &ha->msix_entries[i];
  2473. if (IS_QLA82XX(ha)) {
  2474. ret = request_irq(qentry->vector,
  2475. qla82xx_msix_entries[i].handler,
  2476. 0, qla82xx_msix_entries[i].name, rsp);
  2477. } else {
  2478. ret = request_irq(qentry->vector,
  2479. msix_entries[i].handler,
  2480. 0, msix_entries[i].name, rsp);
  2481. }
  2482. if (ret) {
  2483. ql_log(ql_log_fatal, vha, 0x00cb,
  2484. "MSI-X: unable to register handler -- %x/%d.\n",
  2485. qentry->vector, ret);
  2486. qla24xx_disable_msix(ha);
  2487. ha->mqenable = 0;
  2488. goto msix_out;
  2489. }
  2490. qentry->have_irq = 1;
  2491. qentry->rsp = rsp;
  2492. rsp->msix = qentry;
  2493. }
  2494. /* Enable MSI-X vector for response queue update for queue 0 */
  2495. if (IS_QLA83XX(ha)) {
  2496. if (ha->msixbase && ha->mqiobase &&
  2497. (ha->max_rsp_queues > 1 || ha->max_req_queues > 1))
  2498. ha->mqenable = 1;
  2499. } else
  2500. if (ha->mqiobase
  2501. && (ha->max_rsp_queues > 1 || ha->max_req_queues > 1))
  2502. ha->mqenable = 1;
  2503. ql_dbg(ql_dbg_multiq, vha, 0xc005,
  2504. "mqiobase=%p, max_rsp_queues=%d, max_req_queues=%d.\n",
  2505. ha->mqiobase, ha->max_rsp_queues, ha->max_req_queues);
  2506. ql_dbg(ql_dbg_init, vha, 0x0055,
  2507. "mqiobase=%p, max_rsp_queues=%d, max_req_queues=%d.\n",
  2508. ha->mqiobase, ha->max_rsp_queues, ha->max_req_queues);
  2509. msix_out:
  2510. kfree(entries);
  2511. return ret;
  2512. }
  2513. int
  2514. qla2x00_request_irqs(struct qla_hw_data *ha, struct rsp_que *rsp)
  2515. {
  2516. int ret;
  2517. device_reg_t __iomem *reg = ha->iobase;
  2518. scsi_qla_host_t *vha = pci_get_drvdata(ha->pdev);
  2519. /* If possible, enable MSI-X. */
  2520. if (!IS_QLA2432(ha) && !IS_QLA2532(ha) && !IS_QLA8432(ha) &&
  2521. !IS_CNA_CAPABLE(ha) && !IS_QLA2031(ha))
  2522. goto skip_msi;
  2523. if (ha->pdev->subsystem_vendor == PCI_VENDOR_ID_HP &&
  2524. (ha->pdev->subsystem_device == 0x7040 ||
  2525. ha->pdev->subsystem_device == 0x7041 ||
  2526. ha->pdev->subsystem_device == 0x1705)) {
  2527. ql_log(ql_log_warn, vha, 0x0034,
  2528. "MSI-X: Unsupported ISP 2432 SSVID/SSDID (0x%X,0x%X).\n",
  2529. ha->pdev->subsystem_vendor,
  2530. ha->pdev->subsystem_device);
  2531. goto skip_msi;
  2532. }
  2533. if (IS_QLA2432(ha) && (ha->pdev->revision < QLA_MSIX_CHIP_REV_24XX)) {
  2534. ql_log(ql_log_warn, vha, 0x0035,
  2535. "MSI-X; Unsupported ISP2432 (0x%X, 0x%X).\n",
  2536. ha->pdev->revision, QLA_MSIX_CHIP_REV_24XX);
  2537. goto skip_msix;
  2538. }
  2539. ret = qla24xx_enable_msix(ha, rsp);
  2540. if (!ret) {
  2541. ql_dbg(ql_dbg_init, vha, 0x0036,
  2542. "MSI-X: Enabled (0x%X, 0x%X).\n",
  2543. ha->chip_revision, ha->fw_attributes);
  2544. goto clear_risc_ints;
  2545. }
  2546. ql_log(ql_log_info, vha, 0x0037,
  2547. "MSI-X Falling back-to MSI mode -%d.\n", ret);
  2548. skip_msix:
  2549. if (!IS_QLA24XX(ha) && !IS_QLA2532(ha) && !IS_QLA8432(ha) &&
  2550. !IS_QLA8001(ha) && !IS_QLA82XX(ha))
  2551. goto skip_msi;
  2552. ret = pci_enable_msi(ha->pdev);
  2553. if (!ret) {
  2554. ql_dbg(ql_dbg_init, vha, 0x0038,
  2555. "MSI: Enabled.\n");
  2556. ha->flags.msi_enabled = 1;
  2557. } else
  2558. ql_log(ql_log_warn, vha, 0x0039,
  2559. "MSI-X; Falling back-to INTa mode -- %d.\n", ret);
  2560. /* Skip INTx on ISP82xx. */
  2561. if (!ha->flags.msi_enabled && IS_QLA82XX(ha))
  2562. return QLA_FUNCTION_FAILED;
  2563. skip_msi:
  2564. ret = request_irq(ha->pdev->irq, ha->isp_ops->intr_handler,
  2565. ha->flags.msi_enabled ? 0 : IRQF_SHARED,
  2566. QLA2XXX_DRIVER_NAME, rsp);
  2567. if (ret) {
  2568. ql_log(ql_log_warn, vha, 0x003a,
  2569. "Failed to reserve interrupt %d already in use.\n",
  2570. ha->pdev->irq);
  2571. goto fail;
  2572. } else if (!ha->flags.msi_enabled)
  2573. ql_dbg(ql_dbg_init, vha, 0x0125,
  2574. "INTa mode: Enabled.\n");
  2575. clear_risc_ints:
  2576. spin_lock_irq(&ha->hardware_lock);
  2577. if (!IS_FWI2_CAPABLE(ha))
  2578. WRT_REG_WORD(&reg->isp.semaphore, 0);
  2579. spin_unlock_irq(&ha->hardware_lock);
  2580. fail:
  2581. return ret;
  2582. }
  2583. void
  2584. qla2x00_free_irqs(scsi_qla_host_t *vha)
  2585. {
  2586. struct qla_hw_data *ha = vha->hw;
  2587. struct rsp_que *rsp;
  2588. /*
  2589. * We need to check that ha->rsp_q_map is valid in case we are called
  2590. * from a probe failure context.
  2591. */
  2592. if (!ha->rsp_q_map || !ha->rsp_q_map[0])
  2593. return;
  2594. rsp = ha->rsp_q_map[0];
  2595. if (ha->flags.msix_enabled)
  2596. qla24xx_disable_msix(ha);
  2597. else if (ha->flags.msi_enabled) {
  2598. free_irq(ha->pdev->irq, rsp);
  2599. pci_disable_msi(ha->pdev);
  2600. } else
  2601. free_irq(ha->pdev->irq, rsp);
  2602. }
  2603. int qla25xx_request_irq(struct rsp_que *rsp)
  2604. {
  2605. struct qla_hw_data *ha = rsp->hw;
  2606. struct qla_init_msix_entry *intr = &msix_entries[2];
  2607. struct qla_msix_entry *msix = rsp->msix;
  2608. scsi_qla_host_t *vha = pci_get_drvdata(ha->pdev);
  2609. int ret;
  2610. ret = request_irq(msix->vector, intr->handler, 0, intr->name, rsp);
  2611. if (ret) {
  2612. ql_log(ql_log_fatal, vha, 0x00e6,
  2613. "MSI-X: Unable to register handler -- %x/%d.\n",
  2614. msix->vector, ret);
  2615. return ret;
  2616. }
  2617. msix->have_irq = 1;
  2618. msix->rsp = rsp;
  2619. return ret;
  2620. }