qeth_core_main.c 153 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382238323842385238623872388238923902391239223932394239523962397239823992400240124022403240424052406240724082409241024112412241324142415241624172418241924202421242224232424242524262427242824292430243124322433243424352436243724382439244024412442244324442445244624472448244924502451245224532454245524562457245824592460246124622463246424652466246724682469247024712472247324742475247624772478247924802481248224832484248524862487248824892490249124922493249424952496249724982499250025012502250325042505250625072508250925102511251225132514251525162517251825192520252125222523252425252526252725282529253025312532253325342535253625372538253925402541254225432544254525462547254825492550255125522553255425552556255725582559256025612562256325642565256625672568256925702571257225732574257525762577257825792580258125822583258425852586258725882589259025912592259325942595259625972598259926002601260226032604260526062607260826092610261126122613261426152616261726182619262026212622262326242625262626272628262926302631263226332634263526362637263826392640264126422643264426452646264726482649265026512652265326542655265626572658265926602661266226632664266526662667266826692670267126722673267426752676267726782679268026812682268326842685268626872688268926902691269226932694269526962697269826992700270127022703270427052706270727082709271027112712271327142715271627172718271927202721272227232724272527262727272827292730273127322733273427352736273727382739274027412742274327442745274627472748274927502751275227532754275527562757275827592760276127622763276427652766276727682769277027712772277327742775277627772778277927802781278227832784278527862787278827892790279127922793279427952796279727982799280028012802280328042805280628072808280928102811281228132814281528162817281828192820282128222823282428252826282728282829283028312832283328342835283628372838283928402841284228432844284528462847284828492850285128522853285428552856285728582859286028612862286328642865286628672868286928702871287228732874287528762877287828792880288128822883288428852886288728882889289028912892289328942895289628972898289929002901290229032904290529062907290829092910291129122913291429152916291729182919292029212922292329242925292629272928292929302931293229332934293529362937293829392940294129422943294429452946294729482949295029512952295329542955295629572958295929602961296229632964296529662967296829692970297129722973297429752976297729782979298029812982298329842985298629872988298929902991299229932994299529962997299829993000300130023003300430053006300730083009301030113012301330143015301630173018301930203021302230233024302530263027302830293030303130323033303430353036303730383039304030413042304330443045304630473048304930503051305230533054305530563057305830593060306130623063306430653066306730683069307030713072307330743075307630773078307930803081308230833084308530863087308830893090309130923093309430953096309730983099310031013102310331043105310631073108310931103111311231133114311531163117311831193120312131223123312431253126312731283129313031313132313331343135313631373138313931403141314231433144314531463147314831493150315131523153315431553156315731583159316031613162316331643165316631673168316931703171317231733174317531763177317831793180318131823183318431853186318731883189319031913192319331943195319631973198319932003201320232033204320532063207320832093210321132123213321432153216321732183219322032213222322332243225322632273228322932303231323232333234323532363237323832393240324132423243324432453246324732483249325032513252325332543255325632573258325932603261326232633264326532663267326832693270327132723273327432753276327732783279328032813282328332843285328632873288328932903291329232933294329532963297329832993300330133023303330433053306330733083309331033113312331333143315331633173318331933203321332233233324332533263327332833293330333133323333333433353336333733383339334033413342334333443345334633473348334933503351335233533354335533563357335833593360336133623363336433653366336733683369337033713372337333743375337633773378337933803381338233833384338533863387338833893390339133923393339433953396339733983399340034013402340334043405340634073408340934103411341234133414341534163417341834193420342134223423342434253426342734283429343034313432343334343435343634373438343934403441344234433444344534463447344834493450345134523453345434553456345734583459346034613462346334643465346634673468346934703471347234733474347534763477347834793480348134823483348434853486348734883489349034913492349334943495349634973498349935003501350235033504350535063507350835093510351135123513351435153516351735183519352035213522352335243525352635273528352935303531353235333534353535363537353835393540354135423543354435453546354735483549355035513552355335543555355635573558355935603561356235633564356535663567356835693570357135723573357435753576357735783579358035813582358335843585358635873588358935903591359235933594359535963597359835993600360136023603360436053606360736083609361036113612361336143615361636173618361936203621362236233624362536263627362836293630363136323633363436353636363736383639364036413642364336443645364636473648364936503651365236533654365536563657365836593660366136623663366436653666366736683669367036713672367336743675367636773678367936803681368236833684368536863687368836893690369136923693369436953696369736983699370037013702370337043705370637073708370937103711371237133714371537163717371837193720372137223723372437253726372737283729373037313732373337343735373637373738373937403741374237433744374537463747374837493750375137523753375437553756375737583759376037613762376337643765376637673768376937703771377237733774377537763777377837793780378137823783378437853786378737883789379037913792379337943795379637973798379938003801380238033804380538063807380838093810381138123813381438153816381738183819382038213822382338243825382638273828382938303831383238333834383538363837383838393840384138423843384438453846384738483849385038513852385338543855385638573858385938603861386238633864386538663867386838693870387138723873387438753876387738783879388038813882388338843885388638873888388938903891389238933894389538963897389838993900390139023903390439053906390739083909391039113912391339143915391639173918391939203921392239233924392539263927392839293930393139323933393439353936393739383939394039413942394339443945394639473948394939503951395239533954395539563957395839593960396139623963396439653966396739683969397039713972397339743975397639773978397939803981398239833984398539863987398839893990399139923993399439953996399739983999400040014002400340044005400640074008400940104011401240134014401540164017401840194020402140224023402440254026402740284029403040314032403340344035403640374038403940404041404240434044404540464047404840494050405140524053405440554056405740584059406040614062406340644065406640674068406940704071407240734074407540764077407840794080408140824083408440854086408740884089409040914092409340944095409640974098409941004101410241034104410541064107410841094110411141124113411441154116411741184119412041214122412341244125412641274128412941304131413241334134413541364137413841394140414141424143414441454146414741484149415041514152415341544155415641574158415941604161416241634164416541664167416841694170417141724173417441754176417741784179418041814182418341844185418641874188418941904191419241934194419541964197419841994200420142024203420442054206420742084209421042114212421342144215421642174218421942204221422242234224422542264227422842294230423142324233423442354236423742384239424042414242424342444245424642474248424942504251425242534254425542564257425842594260426142624263426442654266426742684269427042714272427342744275427642774278427942804281428242834284428542864287428842894290429142924293429442954296429742984299430043014302430343044305430643074308430943104311431243134314431543164317431843194320432143224323432443254326432743284329433043314332433343344335433643374338433943404341434243434344434543464347434843494350435143524353435443554356435743584359436043614362436343644365436643674368436943704371437243734374437543764377437843794380438143824383438443854386438743884389439043914392439343944395439643974398439944004401440244034404440544064407440844094410441144124413441444154416441744184419442044214422442344244425442644274428442944304431443244334434443544364437443844394440444144424443444444454446444744484449445044514452445344544455445644574458445944604461446244634464446544664467446844694470447144724473447444754476447744784479448044814482448344844485448644874488448944904491449244934494449544964497449844994500450145024503450445054506450745084509451045114512451345144515451645174518451945204521452245234524452545264527452845294530453145324533453445354536453745384539454045414542454345444545454645474548454945504551455245534554455545564557455845594560456145624563456445654566456745684569457045714572457345744575457645774578457945804581458245834584458545864587458845894590459145924593459445954596459745984599460046014602460346044605460646074608460946104611461246134614461546164617461846194620462146224623462446254626462746284629463046314632463346344635463646374638463946404641464246434644464546464647464846494650465146524653465446554656465746584659466046614662466346644665466646674668466946704671467246734674467546764677467846794680468146824683468446854686468746884689469046914692469346944695469646974698469947004701470247034704470547064707470847094710471147124713471447154716471747184719472047214722472347244725472647274728472947304731473247334734473547364737473847394740474147424743474447454746474747484749475047514752475347544755475647574758475947604761476247634764476547664767476847694770477147724773477447754776477747784779478047814782478347844785478647874788478947904791479247934794479547964797479847994800480148024803480448054806480748084809481048114812481348144815481648174818481948204821482248234824482548264827482848294830483148324833483448354836483748384839484048414842484348444845484648474848484948504851485248534854485548564857485848594860486148624863486448654866486748684869487048714872487348744875487648774878487948804881488248834884488548864887488848894890489148924893489448954896489748984899490049014902490349044905490649074908490949104911491249134914491549164917491849194920492149224923492449254926492749284929493049314932493349344935493649374938493949404941494249434944494549464947494849494950495149524953495449554956495749584959496049614962496349644965496649674968496949704971497249734974497549764977497849794980498149824983498449854986498749884989499049914992499349944995499649974998499950005001500250035004500550065007500850095010501150125013501450155016501750185019502050215022502350245025502650275028502950305031503250335034503550365037503850395040504150425043504450455046504750485049505050515052505350545055505650575058505950605061506250635064506550665067506850695070507150725073507450755076507750785079508050815082508350845085508650875088508950905091509250935094509550965097509850995100510151025103510451055106510751085109511051115112511351145115511651175118511951205121512251235124512551265127512851295130513151325133513451355136513751385139514051415142514351445145514651475148514951505151515251535154515551565157515851595160516151625163516451655166516751685169517051715172517351745175517651775178517951805181518251835184518551865187518851895190519151925193519451955196519751985199520052015202520352045205520652075208520952105211521252135214521552165217521852195220522152225223522452255226522752285229523052315232523352345235523652375238523952405241524252435244524552465247524852495250525152525253525452555256525752585259526052615262526352645265526652675268526952705271527252735274527552765277527852795280528152825283528452855286528752885289529052915292529352945295529652975298529953005301530253035304530553065307530853095310531153125313531453155316531753185319532053215322532353245325532653275328532953305331533253335334533553365337533853395340534153425343534453455346534753485349535053515352535353545355535653575358535953605361536253635364536553665367536853695370537153725373537453755376537753785379538053815382538353845385538653875388538953905391539253935394539553965397539853995400540154025403540454055406540754085409541054115412541354145415541654175418541954205421542254235424542554265427542854295430543154325433543454355436543754385439544054415442544354445445544654475448544954505451545254535454545554565457545854595460546154625463546454655466546754685469547054715472547354745475547654775478547954805481548254835484548554865487548854895490549154925493549454955496549754985499550055015502550355045505550655075508550955105511551255135514551555165517551855195520552155225523552455255526552755285529553055315532553355345535553655375538553955405541554255435544554555465547554855495550555155525553555455555556555755585559556055615562556355645565556655675568556955705571557255735574557555765577557855795580558155825583558455855586558755885589559055915592559355945595559655975598559956005601560256035604560556065607560856095610561156125613561456155616561756185619
  1. /*
  2. * Copyright IBM Corp. 2007, 2009
  3. * Author(s): Utz Bacher <utz.bacher@de.ibm.com>,
  4. * Frank Pavlic <fpavlic@de.ibm.com>,
  5. * Thomas Spatzier <tspat@de.ibm.com>,
  6. * Frank Blaschka <frank.blaschka@de.ibm.com>
  7. */
  8. #define KMSG_COMPONENT "qeth"
  9. #define pr_fmt(fmt) KMSG_COMPONENT ": " fmt
  10. #include <linux/module.h>
  11. #include <linux/moduleparam.h>
  12. #include <linux/string.h>
  13. #include <linux/errno.h>
  14. #include <linux/kernel.h>
  15. #include <linux/ip.h>
  16. #include <linux/tcp.h>
  17. #include <linux/mii.h>
  18. #include <linux/kthread.h>
  19. #include <linux/slab.h>
  20. #include <net/iucv/af_iucv.h>
  21. #include <asm/ebcdic.h>
  22. #include <asm/io.h>
  23. #include <asm/sysinfo.h>
  24. #include <asm/compat.h>
  25. #include "qeth_core.h"
  26. struct qeth_dbf_info qeth_dbf[QETH_DBF_INFOS] = {
  27. /* define dbf - Name, Pages, Areas, Maxlen, Level, View, Handle */
  28. /* N P A M L V H */
  29. [QETH_DBF_SETUP] = {"qeth_setup",
  30. 8, 1, 8, 5, &debug_hex_ascii_view, NULL},
  31. [QETH_DBF_MSG] = {"qeth_msg",
  32. 8, 1, 128, 3, &debug_sprintf_view, NULL},
  33. [QETH_DBF_CTRL] = {"qeth_control",
  34. 8, 1, QETH_DBF_CTRL_LEN, 5, &debug_hex_ascii_view, NULL},
  35. };
  36. EXPORT_SYMBOL_GPL(qeth_dbf);
  37. struct qeth_card_list_struct qeth_core_card_list;
  38. EXPORT_SYMBOL_GPL(qeth_core_card_list);
  39. struct kmem_cache *qeth_core_header_cache;
  40. EXPORT_SYMBOL_GPL(qeth_core_header_cache);
  41. static struct kmem_cache *qeth_qdio_outbuf_cache;
  42. static struct device *qeth_core_root_dev;
  43. static unsigned int known_devices[][6] = QETH_MODELLIST_ARRAY;
  44. static struct lock_class_key qdio_out_skb_queue_key;
  45. static struct mutex qeth_mod_mutex;
  46. static void qeth_send_control_data_cb(struct qeth_channel *,
  47. struct qeth_cmd_buffer *);
  48. static int qeth_issue_next_read(struct qeth_card *);
  49. static struct qeth_cmd_buffer *qeth_get_buffer(struct qeth_channel *);
  50. static void qeth_setup_ccw(struct qeth_channel *, unsigned char *, __u32);
  51. static void qeth_free_buffer_pool(struct qeth_card *);
  52. static int qeth_qdio_establish(struct qeth_card *);
  53. static void qeth_free_qdio_buffers(struct qeth_card *);
  54. static void qeth_notify_skbs(struct qeth_qdio_out_q *queue,
  55. struct qeth_qdio_out_buffer *buf,
  56. enum iucv_tx_notify notification);
  57. static void qeth_release_skbs(struct qeth_qdio_out_buffer *buf);
  58. static void qeth_clear_output_buffer(struct qeth_qdio_out_q *queue,
  59. struct qeth_qdio_out_buffer *buf,
  60. enum qeth_qdio_buffer_states newbufstate);
  61. static int qeth_init_qdio_out_buf(struct qeth_qdio_out_q *, int);
  62. static inline const char *qeth_get_cardname(struct qeth_card *card)
  63. {
  64. if (card->info.guestlan) {
  65. switch (card->info.type) {
  66. case QETH_CARD_TYPE_OSD:
  67. return " Virtual NIC QDIO";
  68. case QETH_CARD_TYPE_IQD:
  69. return " Virtual NIC Hiper";
  70. case QETH_CARD_TYPE_OSM:
  71. return " Virtual NIC QDIO - OSM";
  72. case QETH_CARD_TYPE_OSX:
  73. return " Virtual NIC QDIO - OSX";
  74. default:
  75. return " unknown";
  76. }
  77. } else {
  78. switch (card->info.type) {
  79. case QETH_CARD_TYPE_OSD:
  80. return " OSD Express";
  81. case QETH_CARD_TYPE_IQD:
  82. return " HiperSockets";
  83. case QETH_CARD_TYPE_OSN:
  84. return " OSN QDIO";
  85. case QETH_CARD_TYPE_OSM:
  86. return " OSM QDIO";
  87. case QETH_CARD_TYPE_OSX:
  88. return " OSX QDIO";
  89. default:
  90. return " unknown";
  91. }
  92. }
  93. return " n/a";
  94. }
  95. /* max length to be returned: 14 */
  96. const char *qeth_get_cardname_short(struct qeth_card *card)
  97. {
  98. if (card->info.guestlan) {
  99. switch (card->info.type) {
  100. case QETH_CARD_TYPE_OSD:
  101. return "Virt.NIC QDIO";
  102. case QETH_CARD_TYPE_IQD:
  103. return "Virt.NIC Hiper";
  104. case QETH_CARD_TYPE_OSM:
  105. return "Virt.NIC OSM";
  106. case QETH_CARD_TYPE_OSX:
  107. return "Virt.NIC OSX";
  108. default:
  109. return "unknown";
  110. }
  111. } else {
  112. switch (card->info.type) {
  113. case QETH_CARD_TYPE_OSD:
  114. switch (card->info.link_type) {
  115. case QETH_LINK_TYPE_FAST_ETH:
  116. return "OSD_100";
  117. case QETH_LINK_TYPE_HSTR:
  118. return "HSTR";
  119. case QETH_LINK_TYPE_GBIT_ETH:
  120. return "OSD_1000";
  121. case QETH_LINK_TYPE_10GBIT_ETH:
  122. return "OSD_10GIG";
  123. case QETH_LINK_TYPE_LANE_ETH100:
  124. return "OSD_FE_LANE";
  125. case QETH_LINK_TYPE_LANE_TR:
  126. return "OSD_TR_LANE";
  127. case QETH_LINK_TYPE_LANE_ETH1000:
  128. return "OSD_GbE_LANE";
  129. case QETH_LINK_TYPE_LANE:
  130. return "OSD_ATM_LANE";
  131. default:
  132. return "OSD_Express";
  133. }
  134. case QETH_CARD_TYPE_IQD:
  135. return "HiperSockets";
  136. case QETH_CARD_TYPE_OSN:
  137. return "OSN";
  138. case QETH_CARD_TYPE_OSM:
  139. return "OSM_1000";
  140. case QETH_CARD_TYPE_OSX:
  141. return "OSX_10GIG";
  142. default:
  143. return "unknown";
  144. }
  145. }
  146. return "n/a";
  147. }
  148. void qeth_set_allowed_threads(struct qeth_card *card, unsigned long threads,
  149. int clear_start_mask)
  150. {
  151. unsigned long flags;
  152. spin_lock_irqsave(&card->thread_mask_lock, flags);
  153. card->thread_allowed_mask = threads;
  154. if (clear_start_mask)
  155. card->thread_start_mask &= threads;
  156. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  157. wake_up(&card->wait_q);
  158. }
  159. EXPORT_SYMBOL_GPL(qeth_set_allowed_threads);
  160. int qeth_threads_running(struct qeth_card *card, unsigned long threads)
  161. {
  162. unsigned long flags;
  163. int rc = 0;
  164. spin_lock_irqsave(&card->thread_mask_lock, flags);
  165. rc = (card->thread_running_mask & threads);
  166. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  167. return rc;
  168. }
  169. EXPORT_SYMBOL_GPL(qeth_threads_running);
  170. int qeth_wait_for_threads(struct qeth_card *card, unsigned long threads)
  171. {
  172. return wait_event_interruptible(card->wait_q,
  173. qeth_threads_running(card, threads) == 0);
  174. }
  175. EXPORT_SYMBOL_GPL(qeth_wait_for_threads);
  176. void qeth_clear_working_pool_list(struct qeth_card *card)
  177. {
  178. struct qeth_buffer_pool_entry *pool_entry, *tmp;
  179. QETH_CARD_TEXT(card, 5, "clwrklst");
  180. list_for_each_entry_safe(pool_entry, tmp,
  181. &card->qdio.in_buf_pool.entry_list, list){
  182. list_del(&pool_entry->list);
  183. }
  184. }
  185. EXPORT_SYMBOL_GPL(qeth_clear_working_pool_list);
  186. static int qeth_alloc_buffer_pool(struct qeth_card *card)
  187. {
  188. struct qeth_buffer_pool_entry *pool_entry;
  189. void *ptr;
  190. int i, j;
  191. QETH_CARD_TEXT(card, 5, "alocpool");
  192. for (i = 0; i < card->qdio.init_pool.buf_count; ++i) {
  193. pool_entry = kzalloc(sizeof(*pool_entry), GFP_KERNEL);
  194. if (!pool_entry) {
  195. qeth_free_buffer_pool(card);
  196. return -ENOMEM;
  197. }
  198. for (j = 0; j < QETH_MAX_BUFFER_ELEMENTS(card); ++j) {
  199. ptr = (void *) __get_free_page(GFP_KERNEL);
  200. if (!ptr) {
  201. while (j > 0)
  202. free_page((unsigned long)
  203. pool_entry->elements[--j]);
  204. kfree(pool_entry);
  205. qeth_free_buffer_pool(card);
  206. return -ENOMEM;
  207. }
  208. pool_entry->elements[j] = ptr;
  209. }
  210. list_add(&pool_entry->init_list,
  211. &card->qdio.init_pool.entry_list);
  212. }
  213. return 0;
  214. }
  215. int qeth_realloc_buffer_pool(struct qeth_card *card, int bufcnt)
  216. {
  217. QETH_CARD_TEXT(card, 2, "realcbp");
  218. if ((card->state != CARD_STATE_DOWN) &&
  219. (card->state != CARD_STATE_RECOVER))
  220. return -EPERM;
  221. /* TODO: steel/add buffers from/to a running card's buffer pool (?) */
  222. qeth_clear_working_pool_list(card);
  223. qeth_free_buffer_pool(card);
  224. card->qdio.in_buf_pool.buf_count = bufcnt;
  225. card->qdio.init_pool.buf_count = bufcnt;
  226. return qeth_alloc_buffer_pool(card);
  227. }
  228. EXPORT_SYMBOL_GPL(qeth_realloc_buffer_pool);
  229. static inline int qeth_cq_init(struct qeth_card *card)
  230. {
  231. int rc;
  232. if (card->options.cq == QETH_CQ_ENABLED) {
  233. QETH_DBF_TEXT(SETUP, 2, "cqinit");
  234. memset(card->qdio.c_q->qdio_bufs, 0,
  235. QDIO_MAX_BUFFERS_PER_Q * sizeof(struct qdio_buffer));
  236. card->qdio.c_q->next_buf_to_init = 127;
  237. rc = do_QDIO(CARD_DDEV(card), QDIO_FLAG_SYNC_INPUT,
  238. card->qdio.no_in_queues - 1, 0,
  239. 127);
  240. if (rc) {
  241. QETH_DBF_TEXT_(SETUP, 2, "1err%d", rc);
  242. goto out;
  243. }
  244. }
  245. rc = 0;
  246. out:
  247. return rc;
  248. }
  249. static inline int qeth_alloc_cq(struct qeth_card *card)
  250. {
  251. int rc;
  252. if (card->options.cq == QETH_CQ_ENABLED) {
  253. int i;
  254. struct qdio_outbuf_state *outbuf_states;
  255. QETH_DBF_TEXT(SETUP, 2, "cqon");
  256. card->qdio.c_q = kzalloc(sizeof(struct qeth_qdio_q),
  257. GFP_KERNEL);
  258. if (!card->qdio.c_q) {
  259. rc = -1;
  260. goto kmsg_out;
  261. }
  262. QETH_DBF_HEX(SETUP, 2, &card->qdio.c_q, sizeof(void *));
  263. for (i = 0; i < QDIO_MAX_BUFFERS_PER_Q; ++i) {
  264. card->qdio.c_q->bufs[i].buffer =
  265. &card->qdio.c_q->qdio_bufs[i];
  266. }
  267. card->qdio.no_in_queues = 2;
  268. card->qdio.out_bufstates = (struct qdio_outbuf_state *)
  269. kzalloc(card->qdio.no_out_queues *
  270. QDIO_MAX_BUFFERS_PER_Q *
  271. sizeof(struct qdio_outbuf_state), GFP_KERNEL);
  272. outbuf_states = card->qdio.out_bufstates;
  273. if (outbuf_states == NULL) {
  274. rc = -1;
  275. goto free_cq_out;
  276. }
  277. for (i = 0; i < card->qdio.no_out_queues; ++i) {
  278. card->qdio.out_qs[i]->bufstates = outbuf_states;
  279. outbuf_states += QDIO_MAX_BUFFERS_PER_Q;
  280. }
  281. } else {
  282. QETH_DBF_TEXT(SETUP, 2, "nocq");
  283. card->qdio.c_q = NULL;
  284. card->qdio.no_in_queues = 1;
  285. }
  286. QETH_DBF_TEXT_(SETUP, 2, "iqc%d", card->qdio.no_in_queues);
  287. rc = 0;
  288. out:
  289. return rc;
  290. free_cq_out:
  291. kfree(card->qdio.c_q);
  292. card->qdio.c_q = NULL;
  293. kmsg_out:
  294. dev_err(&card->gdev->dev, "Failed to create completion queue\n");
  295. goto out;
  296. }
  297. static inline void qeth_free_cq(struct qeth_card *card)
  298. {
  299. if (card->qdio.c_q) {
  300. --card->qdio.no_in_queues;
  301. kfree(card->qdio.c_q);
  302. card->qdio.c_q = NULL;
  303. }
  304. kfree(card->qdio.out_bufstates);
  305. card->qdio.out_bufstates = NULL;
  306. }
  307. static inline enum iucv_tx_notify qeth_compute_cq_notification(int sbalf15,
  308. int delayed) {
  309. enum iucv_tx_notify n;
  310. switch (sbalf15) {
  311. case 0:
  312. n = delayed ? TX_NOTIFY_DELAYED_OK : TX_NOTIFY_OK;
  313. break;
  314. case 4:
  315. case 16:
  316. case 17:
  317. case 18:
  318. n = delayed ? TX_NOTIFY_DELAYED_UNREACHABLE :
  319. TX_NOTIFY_UNREACHABLE;
  320. break;
  321. default:
  322. n = delayed ? TX_NOTIFY_DELAYED_GENERALERROR :
  323. TX_NOTIFY_GENERALERROR;
  324. break;
  325. }
  326. return n;
  327. }
  328. static inline void qeth_cleanup_handled_pending(struct qeth_qdio_out_q *q,
  329. int bidx, int forced_cleanup)
  330. {
  331. if (q->card->options.cq != QETH_CQ_ENABLED)
  332. return;
  333. if (q->bufs[bidx]->next_pending != NULL) {
  334. struct qeth_qdio_out_buffer *head = q->bufs[bidx];
  335. struct qeth_qdio_out_buffer *c = q->bufs[bidx]->next_pending;
  336. while (c) {
  337. if (forced_cleanup ||
  338. atomic_read(&c->state) ==
  339. QETH_QDIO_BUF_HANDLED_DELAYED) {
  340. struct qeth_qdio_out_buffer *f = c;
  341. QETH_CARD_TEXT(f->q->card, 5, "fp");
  342. QETH_CARD_TEXT_(f->q->card, 5, "%lx", (long) f);
  343. /* release here to avoid interleaving between
  344. outbound tasklet and inbound tasklet
  345. regarding notifications and lifecycle */
  346. qeth_release_skbs(c);
  347. c = f->next_pending;
  348. WARN_ON_ONCE(head->next_pending != f);
  349. head->next_pending = c;
  350. kmem_cache_free(qeth_qdio_outbuf_cache, f);
  351. } else {
  352. head = c;
  353. c = c->next_pending;
  354. }
  355. }
  356. }
  357. if (forced_cleanup && (atomic_read(&(q->bufs[bidx]->state)) ==
  358. QETH_QDIO_BUF_HANDLED_DELAYED)) {
  359. /* for recovery situations */
  360. q->bufs[bidx]->aob = q->bufstates[bidx].aob;
  361. qeth_init_qdio_out_buf(q, bidx);
  362. QETH_CARD_TEXT(q->card, 2, "clprecov");
  363. }
  364. }
  365. static inline void qeth_qdio_handle_aob(struct qeth_card *card,
  366. unsigned long phys_aob_addr) {
  367. struct qaob *aob;
  368. struct qeth_qdio_out_buffer *buffer;
  369. enum iucv_tx_notify notification;
  370. aob = (struct qaob *) phys_to_virt(phys_aob_addr);
  371. QETH_CARD_TEXT(card, 5, "haob");
  372. QETH_CARD_TEXT_(card, 5, "%lx", phys_aob_addr);
  373. buffer = (struct qeth_qdio_out_buffer *) aob->user1;
  374. QETH_CARD_TEXT_(card, 5, "%lx", aob->user1);
  375. if (atomic_cmpxchg(&buffer->state, QETH_QDIO_BUF_PRIMED,
  376. QETH_QDIO_BUF_IN_CQ) == QETH_QDIO_BUF_PRIMED) {
  377. notification = TX_NOTIFY_OK;
  378. } else {
  379. WARN_ON_ONCE(atomic_read(&buffer->state) !=
  380. QETH_QDIO_BUF_PENDING);
  381. atomic_set(&buffer->state, QETH_QDIO_BUF_IN_CQ);
  382. notification = TX_NOTIFY_DELAYED_OK;
  383. }
  384. if (aob->aorc != 0) {
  385. QETH_CARD_TEXT_(card, 2, "aorc%02X", aob->aorc);
  386. notification = qeth_compute_cq_notification(aob->aorc, 1);
  387. }
  388. qeth_notify_skbs(buffer->q, buffer, notification);
  389. buffer->aob = NULL;
  390. qeth_clear_output_buffer(buffer->q, buffer,
  391. QETH_QDIO_BUF_HANDLED_DELAYED);
  392. /* from here on: do not touch buffer anymore */
  393. qdio_release_aob(aob);
  394. }
  395. static inline int qeth_is_cq(struct qeth_card *card, unsigned int queue)
  396. {
  397. return card->options.cq == QETH_CQ_ENABLED &&
  398. card->qdio.c_q != NULL &&
  399. queue != 0 &&
  400. queue == card->qdio.no_in_queues - 1;
  401. }
  402. static int qeth_issue_next_read(struct qeth_card *card)
  403. {
  404. int rc;
  405. struct qeth_cmd_buffer *iob;
  406. QETH_CARD_TEXT(card, 5, "issnxrd");
  407. if (card->read.state != CH_STATE_UP)
  408. return -EIO;
  409. iob = qeth_get_buffer(&card->read);
  410. if (!iob) {
  411. dev_warn(&card->gdev->dev, "The qeth device driver "
  412. "failed to recover an error on the device\n");
  413. QETH_DBF_MESSAGE(2, "%s issue_next_read failed: no iob "
  414. "available\n", dev_name(&card->gdev->dev));
  415. return -ENOMEM;
  416. }
  417. qeth_setup_ccw(&card->read, iob->data, QETH_BUFSIZE);
  418. QETH_CARD_TEXT(card, 6, "noirqpnd");
  419. rc = ccw_device_start(card->read.ccwdev, &card->read.ccw,
  420. (addr_t) iob, 0, 0);
  421. if (rc) {
  422. QETH_DBF_MESSAGE(2, "%s error in starting next read ccw! "
  423. "rc=%i\n", dev_name(&card->gdev->dev), rc);
  424. atomic_set(&card->read.irq_pending, 0);
  425. card->read_or_write_problem = 1;
  426. qeth_schedule_recovery(card);
  427. wake_up(&card->wait_q);
  428. }
  429. return rc;
  430. }
  431. static struct qeth_reply *qeth_alloc_reply(struct qeth_card *card)
  432. {
  433. struct qeth_reply *reply;
  434. reply = kzalloc(sizeof(struct qeth_reply), GFP_ATOMIC);
  435. if (reply) {
  436. atomic_set(&reply->refcnt, 1);
  437. atomic_set(&reply->received, 0);
  438. reply->card = card;
  439. }
  440. return reply;
  441. }
  442. static void qeth_get_reply(struct qeth_reply *reply)
  443. {
  444. WARN_ON(atomic_read(&reply->refcnt) <= 0);
  445. atomic_inc(&reply->refcnt);
  446. }
  447. static void qeth_put_reply(struct qeth_reply *reply)
  448. {
  449. WARN_ON(atomic_read(&reply->refcnt) <= 0);
  450. if (atomic_dec_and_test(&reply->refcnt))
  451. kfree(reply);
  452. }
  453. static void qeth_issue_ipa_msg(struct qeth_ipa_cmd *cmd, int rc,
  454. struct qeth_card *card)
  455. {
  456. char *ipa_name;
  457. int com = cmd->hdr.command;
  458. ipa_name = qeth_get_ipa_cmd_name(com);
  459. if (rc)
  460. QETH_DBF_MESSAGE(2, "IPA: %s(x%X) for %s/%s returned "
  461. "x%X \"%s\"\n",
  462. ipa_name, com, dev_name(&card->gdev->dev),
  463. QETH_CARD_IFNAME(card), rc,
  464. qeth_get_ipa_msg(rc));
  465. else
  466. QETH_DBF_MESSAGE(5, "IPA: %s(x%X) for %s/%s succeeded\n",
  467. ipa_name, com, dev_name(&card->gdev->dev),
  468. QETH_CARD_IFNAME(card));
  469. }
  470. static struct qeth_ipa_cmd *qeth_check_ipa_data(struct qeth_card *card,
  471. struct qeth_cmd_buffer *iob)
  472. {
  473. struct qeth_ipa_cmd *cmd = NULL;
  474. QETH_CARD_TEXT(card, 5, "chkipad");
  475. if (IS_IPA(iob->data)) {
  476. cmd = (struct qeth_ipa_cmd *) PDU_ENCAPSULATION(iob->data);
  477. if (IS_IPA_REPLY(cmd)) {
  478. if (cmd->hdr.command != IPA_CMD_SETCCID &&
  479. cmd->hdr.command != IPA_CMD_DELCCID &&
  480. cmd->hdr.command != IPA_CMD_MODCCID &&
  481. cmd->hdr.command != IPA_CMD_SET_DIAG_ASS)
  482. qeth_issue_ipa_msg(cmd,
  483. cmd->hdr.return_code, card);
  484. return cmd;
  485. } else {
  486. switch (cmd->hdr.command) {
  487. case IPA_CMD_STOPLAN:
  488. dev_warn(&card->gdev->dev,
  489. "The link for interface %s on CHPID"
  490. " 0x%X failed\n",
  491. QETH_CARD_IFNAME(card),
  492. card->info.chpid);
  493. card->lan_online = 0;
  494. if (card->dev && netif_carrier_ok(card->dev))
  495. netif_carrier_off(card->dev);
  496. return NULL;
  497. case IPA_CMD_STARTLAN:
  498. dev_info(&card->gdev->dev,
  499. "The link for %s on CHPID 0x%X has"
  500. " been restored\n",
  501. QETH_CARD_IFNAME(card),
  502. card->info.chpid);
  503. netif_carrier_on(card->dev);
  504. card->lan_online = 1;
  505. if (card->info.hwtrap)
  506. card->info.hwtrap = 2;
  507. qeth_schedule_recovery(card);
  508. return NULL;
  509. case IPA_CMD_MODCCID:
  510. return cmd;
  511. case IPA_CMD_REGISTER_LOCAL_ADDR:
  512. QETH_CARD_TEXT(card, 3, "irla");
  513. break;
  514. case IPA_CMD_UNREGISTER_LOCAL_ADDR:
  515. QETH_CARD_TEXT(card, 3, "urla");
  516. break;
  517. default:
  518. QETH_DBF_MESSAGE(2, "Received data is IPA "
  519. "but not a reply!\n");
  520. break;
  521. }
  522. }
  523. }
  524. return cmd;
  525. }
  526. void qeth_clear_ipacmd_list(struct qeth_card *card)
  527. {
  528. struct qeth_reply *reply, *r;
  529. unsigned long flags;
  530. QETH_CARD_TEXT(card, 4, "clipalst");
  531. spin_lock_irqsave(&card->lock, flags);
  532. list_for_each_entry_safe(reply, r, &card->cmd_waiter_list, list) {
  533. qeth_get_reply(reply);
  534. reply->rc = -EIO;
  535. atomic_inc(&reply->received);
  536. list_del_init(&reply->list);
  537. wake_up(&reply->wait_q);
  538. qeth_put_reply(reply);
  539. }
  540. spin_unlock_irqrestore(&card->lock, flags);
  541. atomic_set(&card->write.irq_pending, 0);
  542. }
  543. EXPORT_SYMBOL_GPL(qeth_clear_ipacmd_list);
  544. static int qeth_check_idx_response(struct qeth_card *card,
  545. unsigned char *buffer)
  546. {
  547. if (!buffer)
  548. return 0;
  549. QETH_DBF_HEX(CTRL, 2, buffer, QETH_DBF_CTRL_LEN);
  550. if ((buffer[2] & 0xc0) == 0xc0) {
  551. QETH_DBF_MESSAGE(2, "received an IDX TERMINATE "
  552. "with cause code 0x%02x%s\n",
  553. buffer[4],
  554. ((buffer[4] == 0x22) ?
  555. " -- try another portname" : ""));
  556. QETH_CARD_TEXT(card, 2, "ckidxres");
  557. QETH_CARD_TEXT(card, 2, " idxterm");
  558. QETH_CARD_TEXT_(card, 2, " rc%d", -EIO);
  559. if (buffer[4] == 0xf6) {
  560. dev_err(&card->gdev->dev,
  561. "The qeth device is not configured "
  562. "for the OSI layer required by z/VM\n");
  563. return -EPERM;
  564. }
  565. return -EIO;
  566. }
  567. return 0;
  568. }
  569. static void qeth_setup_ccw(struct qeth_channel *channel, unsigned char *iob,
  570. __u32 len)
  571. {
  572. struct qeth_card *card;
  573. card = CARD_FROM_CDEV(channel->ccwdev);
  574. QETH_CARD_TEXT(card, 4, "setupccw");
  575. if (channel == &card->read)
  576. memcpy(&channel->ccw, READ_CCW, sizeof(struct ccw1));
  577. else
  578. memcpy(&channel->ccw, WRITE_CCW, sizeof(struct ccw1));
  579. channel->ccw.count = len;
  580. channel->ccw.cda = (__u32) __pa(iob);
  581. }
  582. static struct qeth_cmd_buffer *__qeth_get_buffer(struct qeth_channel *channel)
  583. {
  584. __u8 index;
  585. QETH_CARD_TEXT(CARD_FROM_CDEV(channel->ccwdev), 6, "getbuff");
  586. index = channel->io_buf_no;
  587. do {
  588. if (channel->iob[index].state == BUF_STATE_FREE) {
  589. channel->iob[index].state = BUF_STATE_LOCKED;
  590. channel->io_buf_no = (channel->io_buf_no + 1) %
  591. QETH_CMD_BUFFER_NO;
  592. memset(channel->iob[index].data, 0, QETH_BUFSIZE);
  593. return channel->iob + index;
  594. }
  595. index = (index + 1) % QETH_CMD_BUFFER_NO;
  596. } while (index != channel->io_buf_no);
  597. return NULL;
  598. }
  599. void qeth_release_buffer(struct qeth_channel *channel,
  600. struct qeth_cmd_buffer *iob)
  601. {
  602. unsigned long flags;
  603. QETH_CARD_TEXT(CARD_FROM_CDEV(channel->ccwdev), 6, "relbuff");
  604. spin_lock_irqsave(&channel->iob_lock, flags);
  605. memset(iob->data, 0, QETH_BUFSIZE);
  606. iob->state = BUF_STATE_FREE;
  607. iob->callback = qeth_send_control_data_cb;
  608. iob->rc = 0;
  609. spin_unlock_irqrestore(&channel->iob_lock, flags);
  610. wake_up(&channel->wait_q);
  611. }
  612. EXPORT_SYMBOL_GPL(qeth_release_buffer);
  613. static struct qeth_cmd_buffer *qeth_get_buffer(struct qeth_channel *channel)
  614. {
  615. struct qeth_cmd_buffer *buffer = NULL;
  616. unsigned long flags;
  617. spin_lock_irqsave(&channel->iob_lock, flags);
  618. buffer = __qeth_get_buffer(channel);
  619. spin_unlock_irqrestore(&channel->iob_lock, flags);
  620. return buffer;
  621. }
  622. struct qeth_cmd_buffer *qeth_wait_for_buffer(struct qeth_channel *channel)
  623. {
  624. struct qeth_cmd_buffer *buffer;
  625. wait_event(channel->wait_q,
  626. ((buffer = qeth_get_buffer(channel)) != NULL));
  627. return buffer;
  628. }
  629. EXPORT_SYMBOL_GPL(qeth_wait_for_buffer);
  630. void qeth_clear_cmd_buffers(struct qeth_channel *channel)
  631. {
  632. int cnt;
  633. for (cnt = 0; cnt < QETH_CMD_BUFFER_NO; cnt++)
  634. qeth_release_buffer(channel, &channel->iob[cnt]);
  635. channel->buf_no = 0;
  636. channel->io_buf_no = 0;
  637. }
  638. EXPORT_SYMBOL_GPL(qeth_clear_cmd_buffers);
  639. static void qeth_send_control_data_cb(struct qeth_channel *channel,
  640. struct qeth_cmd_buffer *iob)
  641. {
  642. struct qeth_card *card;
  643. struct qeth_reply *reply, *r;
  644. struct qeth_ipa_cmd *cmd;
  645. unsigned long flags;
  646. int keep_reply;
  647. int rc = 0;
  648. card = CARD_FROM_CDEV(channel->ccwdev);
  649. QETH_CARD_TEXT(card, 4, "sndctlcb");
  650. rc = qeth_check_idx_response(card, iob->data);
  651. switch (rc) {
  652. case 0:
  653. break;
  654. case -EIO:
  655. qeth_clear_ipacmd_list(card);
  656. qeth_schedule_recovery(card);
  657. /* fall through */
  658. default:
  659. goto out;
  660. }
  661. cmd = qeth_check_ipa_data(card, iob);
  662. if ((cmd == NULL) && (card->state != CARD_STATE_DOWN))
  663. goto out;
  664. /*in case of OSN : check if cmd is set */
  665. if (card->info.type == QETH_CARD_TYPE_OSN &&
  666. cmd &&
  667. cmd->hdr.command != IPA_CMD_STARTLAN &&
  668. card->osn_info.assist_cb != NULL) {
  669. card->osn_info.assist_cb(card->dev, cmd);
  670. goto out;
  671. }
  672. spin_lock_irqsave(&card->lock, flags);
  673. list_for_each_entry_safe(reply, r, &card->cmd_waiter_list, list) {
  674. if ((reply->seqno == QETH_IDX_COMMAND_SEQNO) ||
  675. ((cmd) && (reply->seqno == cmd->hdr.seqno))) {
  676. qeth_get_reply(reply);
  677. list_del_init(&reply->list);
  678. spin_unlock_irqrestore(&card->lock, flags);
  679. keep_reply = 0;
  680. if (reply->callback != NULL) {
  681. if (cmd) {
  682. reply->offset = (__u16)((char *)cmd -
  683. (char *)iob->data);
  684. keep_reply = reply->callback(card,
  685. reply,
  686. (unsigned long)cmd);
  687. } else
  688. keep_reply = reply->callback(card,
  689. reply,
  690. (unsigned long)iob);
  691. }
  692. if (cmd)
  693. reply->rc = (u16) cmd->hdr.return_code;
  694. else if (iob->rc)
  695. reply->rc = iob->rc;
  696. if (keep_reply) {
  697. spin_lock_irqsave(&card->lock, flags);
  698. list_add_tail(&reply->list,
  699. &card->cmd_waiter_list);
  700. spin_unlock_irqrestore(&card->lock, flags);
  701. } else {
  702. atomic_inc(&reply->received);
  703. wake_up(&reply->wait_q);
  704. }
  705. qeth_put_reply(reply);
  706. goto out;
  707. }
  708. }
  709. spin_unlock_irqrestore(&card->lock, flags);
  710. out:
  711. memcpy(&card->seqno.pdu_hdr_ack,
  712. QETH_PDU_HEADER_SEQ_NO(iob->data),
  713. QETH_SEQ_NO_LENGTH);
  714. qeth_release_buffer(channel, iob);
  715. }
  716. static int qeth_setup_channel(struct qeth_channel *channel)
  717. {
  718. int cnt;
  719. QETH_DBF_TEXT(SETUP, 2, "setupch");
  720. for (cnt = 0; cnt < QETH_CMD_BUFFER_NO; cnt++) {
  721. channel->iob[cnt].data =
  722. kzalloc(QETH_BUFSIZE, GFP_DMA|GFP_KERNEL);
  723. if (channel->iob[cnt].data == NULL)
  724. break;
  725. channel->iob[cnt].state = BUF_STATE_FREE;
  726. channel->iob[cnt].channel = channel;
  727. channel->iob[cnt].callback = qeth_send_control_data_cb;
  728. channel->iob[cnt].rc = 0;
  729. }
  730. if (cnt < QETH_CMD_BUFFER_NO) {
  731. while (cnt-- > 0)
  732. kfree(channel->iob[cnt].data);
  733. return -ENOMEM;
  734. }
  735. channel->buf_no = 0;
  736. channel->io_buf_no = 0;
  737. atomic_set(&channel->irq_pending, 0);
  738. spin_lock_init(&channel->iob_lock);
  739. init_waitqueue_head(&channel->wait_q);
  740. return 0;
  741. }
  742. static int qeth_set_thread_start_bit(struct qeth_card *card,
  743. unsigned long thread)
  744. {
  745. unsigned long flags;
  746. spin_lock_irqsave(&card->thread_mask_lock, flags);
  747. if (!(card->thread_allowed_mask & thread) ||
  748. (card->thread_start_mask & thread)) {
  749. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  750. return -EPERM;
  751. }
  752. card->thread_start_mask |= thread;
  753. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  754. return 0;
  755. }
  756. void qeth_clear_thread_start_bit(struct qeth_card *card, unsigned long thread)
  757. {
  758. unsigned long flags;
  759. spin_lock_irqsave(&card->thread_mask_lock, flags);
  760. card->thread_start_mask &= ~thread;
  761. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  762. wake_up(&card->wait_q);
  763. }
  764. EXPORT_SYMBOL_GPL(qeth_clear_thread_start_bit);
  765. void qeth_clear_thread_running_bit(struct qeth_card *card, unsigned long thread)
  766. {
  767. unsigned long flags;
  768. spin_lock_irqsave(&card->thread_mask_lock, flags);
  769. card->thread_running_mask &= ~thread;
  770. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  771. wake_up(&card->wait_q);
  772. }
  773. EXPORT_SYMBOL_GPL(qeth_clear_thread_running_bit);
  774. static int __qeth_do_run_thread(struct qeth_card *card, unsigned long thread)
  775. {
  776. unsigned long flags;
  777. int rc = 0;
  778. spin_lock_irqsave(&card->thread_mask_lock, flags);
  779. if (card->thread_start_mask & thread) {
  780. if ((card->thread_allowed_mask & thread) &&
  781. !(card->thread_running_mask & thread)) {
  782. rc = 1;
  783. card->thread_start_mask &= ~thread;
  784. card->thread_running_mask |= thread;
  785. } else
  786. rc = -EPERM;
  787. }
  788. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  789. return rc;
  790. }
  791. int qeth_do_run_thread(struct qeth_card *card, unsigned long thread)
  792. {
  793. int rc = 0;
  794. wait_event(card->wait_q,
  795. (rc = __qeth_do_run_thread(card, thread)) >= 0);
  796. return rc;
  797. }
  798. EXPORT_SYMBOL_GPL(qeth_do_run_thread);
  799. void qeth_schedule_recovery(struct qeth_card *card)
  800. {
  801. QETH_CARD_TEXT(card, 2, "startrec");
  802. if (qeth_set_thread_start_bit(card, QETH_RECOVER_THREAD) == 0)
  803. schedule_work(&card->kernel_thread_starter);
  804. }
  805. EXPORT_SYMBOL_GPL(qeth_schedule_recovery);
  806. static int qeth_get_problem(struct ccw_device *cdev, struct irb *irb)
  807. {
  808. int dstat, cstat;
  809. char *sense;
  810. struct qeth_card *card;
  811. sense = (char *) irb->ecw;
  812. cstat = irb->scsw.cmd.cstat;
  813. dstat = irb->scsw.cmd.dstat;
  814. card = CARD_FROM_CDEV(cdev);
  815. if (cstat & (SCHN_STAT_CHN_CTRL_CHK | SCHN_STAT_INTF_CTRL_CHK |
  816. SCHN_STAT_CHN_DATA_CHK | SCHN_STAT_CHAIN_CHECK |
  817. SCHN_STAT_PROT_CHECK | SCHN_STAT_PROG_CHECK)) {
  818. QETH_CARD_TEXT(card, 2, "CGENCHK");
  819. dev_warn(&cdev->dev, "The qeth device driver "
  820. "failed to recover an error on the device\n");
  821. QETH_DBF_MESSAGE(2, "%s check on device dstat=x%x, cstat=x%x\n",
  822. dev_name(&cdev->dev), dstat, cstat);
  823. print_hex_dump(KERN_WARNING, "qeth: irb ", DUMP_PREFIX_OFFSET,
  824. 16, 1, irb, 64, 1);
  825. return 1;
  826. }
  827. if (dstat & DEV_STAT_UNIT_CHECK) {
  828. if (sense[SENSE_RESETTING_EVENT_BYTE] &
  829. SENSE_RESETTING_EVENT_FLAG) {
  830. QETH_CARD_TEXT(card, 2, "REVIND");
  831. return 1;
  832. }
  833. if (sense[SENSE_COMMAND_REJECT_BYTE] &
  834. SENSE_COMMAND_REJECT_FLAG) {
  835. QETH_CARD_TEXT(card, 2, "CMDREJi");
  836. return 1;
  837. }
  838. if ((sense[2] == 0xaf) && (sense[3] == 0xfe)) {
  839. QETH_CARD_TEXT(card, 2, "AFFE");
  840. return 1;
  841. }
  842. if ((!sense[0]) && (!sense[1]) && (!sense[2]) && (!sense[3])) {
  843. QETH_CARD_TEXT(card, 2, "ZEROSEN");
  844. return 0;
  845. }
  846. QETH_CARD_TEXT(card, 2, "DGENCHK");
  847. return 1;
  848. }
  849. return 0;
  850. }
  851. static long __qeth_check_irb_error(struct ccw_device *cdev,
  852. unsigned long intparm, struct irb *irb)
  853. {
  854. struct qeth_card *card;
  855. card = CARD_FROM_CDEV(cdev);
  856. if (!IS_ERR(irb))
  857. return 0;
  858. switch (PTR_ERR(irb)) {
  859. case -EIO:
  860. QETH_DBF_MESSAGE(2, "%s i/o-error on device\n",
  861. dev_name(&cdev->dev));
  862. QETH_CARD_TEXT(card, 2, "ckirberr");
  863. QETH_CARD_TEXT_(card, 2, " rc%d", -EIO);
  864. break;
  865. case -ETIMEDOUT:
  866. dev_warn(&cdev->dev, "A hardware operation timed out"
  867. " on the device\n");
  868. QETH_CARD_TEXT(card, 2, "ckirberr");
  869. QETH_CARD_TEXT_(card, 2, " rc%d", -ETIMEDOUT);
  870. if (intparm == QETH_RCD_PARM) {
  871. if (card && (card->data.ccwdev == cdev)) {
  872. card->data.state = CH_STATE_DOWN;
  873. wake_up(&card->wait_q);
  874. }
  875. }
  876. break;
  877. default:
  878. QETH_DBF_MESSAGE(2, "%s unknown error %ld on device\n",
  879. dev_name(&cdev->dev), PTR_ERR(irb));
  880. QETH_CARD_TEXT(card, 2, "ckirberr");
  881. QETH_CARD_TEXT(card, 2, " rc???");
  882. }
  883. return PTR_ERR(irb);
  884. }
  885. static void qeth_irq(struct ccw_device *cdev, unsigned long intparm,
  886. struct irb *irb)
  887. {
  888. int rc;
  889. int cstat, dstat;
  890. struct qeth_cmd_buffer *buffer;
  891. struct qeth_channel *channel;
  892. struct qeth_card *card;
  893. struct qeth_cmd_buffer *iob;
  894. __u8 index;
  895. if (__qeth_check_irb_error(cdev, intparm, irb))
  896. return;
  897. cstat = irb->scsw.cmd.cstat;
  898. dstat = irb->scsw.cmd.dstat;
  899. card = CARD_FROM_CDEV(cdev);
  900. if (!card)
  901. return;
  902. QETH_CARD_TEXT(card, 5, "irq");
  903. if (card->read.ccwdev == cdev) {
  904. channel = &card->read;
  905. QETH_CARD_TEXT(card, 5, "read");
  906. } else if (card->write.ccwdev == cdev) {
  907. channel = &card->write;
  908. QETH_CARD_TEXT(card, 5, "write");
  909. } else {
  910. channel = &card->data;
  911. QETH_CARD_TEXT(card, 5, "data");
  912. }
  913. atomic_set(&channel->irq_pending, 0);
  914. if (irb->scsw.cmd.fctl & (SCSW_FCTL_CLEAR_FUNC))
  915. channel->state = CH_STATE_STOPPED;
  916. if (irb->scsw.cmd.fctl & (SCSW_FCTL_HALT_FUNC))
  917. channel->state = CH_STATE_HALTED;
  918. /*let's wake up immediately on data channel*/
  919. if ((channel == &card->data) && (intparm != 0) &&
  920. (intparm != QETH_RCD_PARM))
  921. goto out;
  922. if (intparm == QETH_CLEAR_CHANNEL_PARM) {
  923. QETH_CARD_TEXT(card, 6, "clrchpar");
  924. /* we don't have to handle this further */
  925. intparm = 0;
  926. }
  927. if (intparm == QETH_HALT_CHANNEL_PARM) {
  928. QETH_CARD_TEXT(card, 6, "hltchpar");
  929. /* we don't have to handle this further */
  930. intparm = 0;
  931. }
  932. if ((dstat & DEV_STAT_UNIT_EXCEP) ||
  933. (dstat & DEV_STAT_UNIT_CHECK) ||
  934. (cstat)) {
  935. if (irb->esw.esw0.erw.cons) {
  936. dev_warn(&channel->ccwdev->dev,
  937. "The qeth device driver failed to recover "
  938. "an error on the device\n");
  939. QETH_DBF_MESSAGE(2, "%s sense data available. cstat "
  940. "0x%X dstat 0x%X\n",
  941. dev_name(&channel->ccwdev->dev), cstat, dstat);
  942. print_hex_dump(KERN_WARNING, "qeth: irb ",
  943. DUMP_PREFIX_OFFSET, 16, 1, irb, 32, 1);
  944. print_hex_dump(KERN_WARNING, "qeth: sense data ",
  945. DUMP_PREFIX_OFFSET, 16, 1, irb->ecw, 32, 1);
  946. }
  947. if (intparm == QETH_RCD_PARM) {
  948. channel->state = CH_STATE_DOWN;
  949. goto out;
  950. }
  951. rc = qeth_get_problem(cdev, irb);
  952. if (rc) {
  953. qeth_clear_ipacmd_list(card);
  954. qeth_schedule_recovery(card);
  955. goto out;
  956. }
  957. }
  958. if (intparm == QETH_RCD_PARM) {
  959. channel->state = CH_STATE_RCD_DONE;
  960. goto out;
  961. }
  962. if (intparm) {
  963. buffer = (struct qeth_cmd_buffer *) __va((addr_t)intparm);
  964. buffer->state = BUF_STATE_PROCESSED;
  965. }
  966. if (channel == &card->data)
  967. return;
  968. if (channel == &card->read &&
  969. channel->state == CH_STATE_UP)
  970. qeth_issue_next_read(card);
  971. iob = channel->iob;
  972. index = channel->buf_no;
  973. while (iob[index].state == BUF_STATE_PROCESSED) {
  974. if (iob[index].callback != NULL)
  975. iob[index].callback(channel, iob + index);
  976. index = (index + 1) % QETH_CMD_BUFFER_NO;
  977. }
  978. channel->buf_no = index;
  979. out:
  980. wake_up(&card->wait_q);
  981. return;
  982. }
  983. static void qeth_notify_skbs(struct qeth_qdio_out_q *q,
  984. struct qeth_qdio_out_buffer *buf,
  985. enum iucv_tx_notify notification)
  986. {
  987. struct sk_buff *skb;
  988. if (skb_queue_empty(&buf->skb_list))
  989. goto out;
  990. skb = skb_peek(&buf->skb_list);
  991. while (skb) {
  992. QETH_CARD_TEXT_(q->card, 5, "skbn%d", notification);
  993. QETH_CARD_TEXT_(q->card, 5, "%lx", (long) skb);
  994. if (skb->protocol == ETH_P_AF_IUCV) {
  995. if (skb->sk) {
  996. struct iucv_sock *iucv = iucv_sk(skb->sk);
  997. iucv->sk_txnotify(skb, notification);
  998. }
  999. }
  1000. if (skb_queue_is_last(&buf->skb_list, skb))
  1001. skb = NULL;
  1002. else
  1003. skb = skb_queue_next(&buf->skb_list, skb);
  1004. }
  1005. out:
  1006. return;
  1007. }
  1008. static void qeth_release_skbs(struct qeth_qdio_out_buffer *buf)
  1009. {
  1010. struct sk_buff *skb;
  1011. struct iucv_sock *iucv;
  1012. int notify_general_error = 0;
  1013. if (atomic_read(&buf->state) == QETH_QDIO_BUF_PENDING)
  1014. notify_general_error = 1;
  1015. /* release may never happen from within CQ tasklet scope */
  1016. WARN_ON_ONCE(atomic_read(&buf->state) == QETH_QDIO_BUF_IN_CQ);
  1017. skb = skb_dequeue(&buf->skb_list);
  1018. while (skb) {
  1019. QETH_CARD_TEXT(buf->q->card, 5, "skbr");
  1020. QETH_CARD_TEXT_(buf->q->card, 5, "%lx", (long) skb);
  1021. if (notify_general_error && skb->protocol == ETH_P_AF_IUCV) {
  1022. if (skb->sk) {
  1023. iucv = iucv_sk(skb->sk);
  1024. iucv->sk_txnotify(skb, TX_NOTIFY_GENERALERROR);
  1025. }
  1026. }
  1027. atomic_dec(&skb->users);
  1028. dev_kfree_skb_any(skb);
  1029. skb = skb_dequeue(&buf->skb_list);
  1030. }
  1031. }
  1032. static void qeth_clear_output_buffer(struct qeth_qdio_out_q *queue,
  1033. struct qeth_qdio_out_buffer *buf,
  1034. enum qeth_qdio_buffer_states newbufstate)
  1035. {
  1036. int i;
  1037. /* is PCI flag set on buffer? */
  1038. if (buf->buffer->element[0].sflags & SBAL_SFLAGS0_PCI_REQ)
  1039. atomic_dec(&queue->set_pci_flags_count);
  1040. if (newbufstate == QETH_QDIO_BUF_EMPTY) {
  1041. qeth_release_skbs(buf);
  1042. }
  1043. for (i = 0; i < QETH_MAX_BUFFER_ELEMENTS(queue->card); ++i) {
  1044. if (buf->buffer->element[i].addr && buf->is_header[i])
  1045. kmem_cache_free(qeth_core_header_cache,
  1046. buf->buffer->element[i].addr);
  1047. buf->is_header[i] = 0;
  1048. buf->buffer->element[i].length = 0;
  1049. buf->buffer->element[i].addr = NULL;
  1050. buf->buffer->element[i].eflags = 0;
  1051. buf->buffer->element[i].sflags = 0;
  1052. }
  1053. buf->buffer->element[15].eflags = 0;
  1054. buf->buffer->element[15].sflags = 0;
  1055. buf->next_element_to_fill = 0;
  1056. atomic_set(&buf->state, newbufstate);
  1057. }
  1058. static void qeth_clear_outq_buffers(struct qeth_qdio_out_q *q, int free)
  1059. {
  1060. int j;
  1061. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j) {
  1062. if (!q->bufs[j])
  1063. continue;
  1064. qeth_cleanup_handled_pending(q, j, 1);
  1065. qeth_clear_output_buffer(q, q->bufs[j], QETH_QDIO_BUF_EMPTY);
  1066. if (free) {
  1067. kmem_cache_free(qeth_qdio_outbuf_cache, q->bufs[j]);
  1068. q->bufs[j] = NULL;
  1069. }
  1070. }
  1071. }
  1072. void qeth_clear_qdio_buffers(struct qeth_card *card)
  1073. {
  1074. int i;
  1075. QETH_CARD_TEXT(card, 2, "clearqdbf");
  1076. /* clear outbound buffers to free skbs */
  1077. for (i = 0; i < card->qdio.no_out_queues; ++i) {
  1078. if (card->qdio.out_qs[i]) {
  1079. qeth_clear_outq_buffers(card->qdio.out_qs[i], 0);
  1080. }
  1081. }
  1082. }
  1083. EXPORT_SYMBOL_GPL(qeth_clear_qdio_buffers);
  1084. static void qeth_free_buffer_pool(struct qeth_card *card)
  1085. {
  1086. struct qeth_buffer_pool_entry *pool_entry, *tmp;
  1087. int i = 0;
  1088. list_for_each_entry_safe(pool_entry, tmp,
  1089. &card->qdio.init_pool.entry_list, init_list){
  1090. for (i = 0; i < QETH_MAX_BUFFER_ELEMENTS(card); ++i)
  1091. free_page((unsigned long)pool_entry->elements[i]);
  1092. list_del(&pool_entry->init_list);
  1093. kfree(pool_entry);
  1094. }
  1095. }
  1096. static void qeth_free_qdio_buffers(struct qeth_card *card)
  1097. {
  1098. int i, j;
  1099. if (atomic_xchg(&card->qdio.state, QETH_QDIO_UNINITIALIZED) ==
  1100. QETH_QDIO_UNINITIALIZED)
  1101. return;
  1102. qeth_free_cq(card);
  1103. cancel_delayed_work_sync(&card->buffer_reclaim_work);
  1104. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j)
  1105. dev_kfree_skb_any(card->qdio.in_q->bufs[j].rx_skb);
  1106. kfree(card->qdio.in_q);
  1107. card->qdio.in_q = NULL;
  1108. /* inbound buffer pool */
  1109. qeth_free_buffer_pool(card);
  1110. /* free outbound qdio_qs */
  1111. if (card->qdio.out_qs) {
  1112. for (i = 0; i < card->qdio.no_out_queues; ++i) {
  1113. qeth_clear_outq_buffers(card->qdio.out_qs[i], 1);
  1114. kfree(card->qdio.out_qs[i]);
  1115. }
  1116. kfree(card->qdio.out_qs);
  1117. card->qdio.out_qs = NULL;
  1118. }
  1119. }
  1120. static void qeth_clean_channel(struct qeth_channel *channel)
  1121. {
  1122. int cnt;
  1123. QETH_DBF_TEXT(SETUP, 2, "freech");
  1124. for (cnt = 0; cnt < QETH_CMD_BUFFER_NO; cnt++)
  1125. kfree(channel->iob[cnt].data);
  1126. }
  1127. static void qeth_set_single_write_queues(struct qeth_card *card)
  1128. {
  1129. if ((atomic_read(&card->qdio.state) != QETH_QDIO_UNINITIALIZED) &&
  1130. (card->qdio.no_out_queues == 4))
  1131. qeth_free_qdio_buffers(card);
  1132. card->qdio.no_out_queues = 1;
  1133. if (card->qdio.default_out_queue != 0)
  1134. dev_info(&card->gdev->dev, "Priority Queueing not supported\n");
  1135. card->qdio.default_out_queue = 0;
  1136. }
  1137. static void qeth_set_multiple_write_queues(struct qeth_card *card)
  1138. {
  1139. if ((atomic_read(&card->qdio.state) != QETH_QDIO_UNINITIALIZED) &&
  1140. (card->qdio.no_out_queues == 1)) {
  1141. qeth_free_qdio_buffers(card);
  1142. card->qdio.default_out_queue = 2;
  1143. }
  1144. card->qdio.no_out_queues = 4;
  1145. }
  1146. static void qeth_update_from_chp_desc(struct qeth_card *card)
  1147. {
  1148. struct ccw_device *ccwdev;
  1149. struct channelPath_dsc {
  1150. u8 flags;
  1151. u8 lsn;
  1152. u8 desc;
  1153. u8 chpid;
  1154. u8 swla;
  1155. u8 zeroes;
  1156. u8 chla;
  1157. u8 chpp;
  1158. } *chp_dsc;
  1159. QETH_DBF_TEXT(SETUP, 2, "chp_desc");
  1160. ccwdev = card->data.ccwdev;
  1161. chp_dsc = ccw_device_get_chp_desc(ccwdev, 0);
  1162. if (!chp_dsc)
  1163. goto out;
  1164. card->info.func_level = 0x4100 + chp_dsc->desc;
  1165. if (card->info.type == QETH_CARD_TYPE_IQD)
  1166. goto out;
  1167. /* CHPP field bit 6 == 1 -> single queue */
  1168. if ((chp_dsc->chpp & 0x02) == 0x02)
  1169. qeth_set_single_write_queues(card);
  1170. else
  1171. qeth_set_multiple_write_queues(card);
  1172. out:
  1173. kfree(chp_dsc);
  1174. QETH_DBF_TEXT_(SETUP, 2, "nr:%x", card->qdio.no_out_queues);
  1175. QETH_DBF_TEXT_(SETUP, 2, "lvl:%02x", card->info.func_level);
  1176. }
  1177. static void qeth_init_qdio_info(struct qeth_card *card)
  1178. {
  1179. QETH_DBF_TEXT(SETUP, 4, "intqdinf");
  1180. atomic_set(&card->qdio.state, QETH_QDIO_UNINITIALIZED);
  1181. /* inbound */
  1182. card->qdio.in_buf_size = QETH_IN_BUF_SIZE_DEFAULT;
  1183. if (card->info.type == QETH_CARD_TYPE_IQD)
  1184. card->qdio.init_pool.buf_count = QETH_IN_BUF_COUNT_HSDEFAULT;
  1185. else
  1186. card->qdio.init_pool.buf_count = QETH_IN_BUF_COUNT_DEFAULT;
  1187. card->qdio.in_buf_pool.buf_count = card->qdio.init_pool.buf_count;
  1188. INIT_LIST_HEAD(&card->qdio.in_buf_pool.entry_list);
  1189. INIT_LIST_HEAD(&card->qdio.init_pool.entry_list);
  1190. }
  1191. static void qeth_set_intial_options(struct qeth_card *card)
  1192. {
  1193. card->options.route4.type = NO_ROUTER;
  1194. card->options.route6.type = NO_ROUTER;
  1195. card->options.fake_broadcast = 0;
  1196. card->options.add_hhlen = DEFAULT_ADD_HHLEN;
  1197. card->options.performance_stats = 0;
  1198. card->options.rx_sg_cb = QETH_RX_SG_CB;
  1199. card->options.isolation = ISOLATION_MODE_NONE;
  1200. card->options.cq = QETH_CQ_DISABLED;
  1201. }
  1202. static int qeth_do_start_thread(struct qeth_card *card, unsigned long thread)
  1203. {
  1204. unsigned long flags;
  1205. int rc = 0;
  1206. spin_lock_irqsave(&card->thread_mask_lock, flags);
  1207. QETH_CARD_TEXT_(card, 4, " %02x%02x%02x",
  1208. (u8) card->thread_start_mask,
  1209. (u8) card->thread_allowed_mask,
  1210. (u8) card->thread_running_mask);
  1211. rc = (card->thread_start_mask & thread);
  1212. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  1213. return rc;
  1214. }
  1215. static void qeth_start_kernel_thread(struct work_struct *work)
  1216. {
  1217. struct task_struct *ts;
  1218. struct qeth_card *card = container_of(work, struct qeth_card,
  1219. kernel_thread_starter);
  1220. QETH_CARD_TEXT(card , 2, "strthrd");
  1221. if (card->read.state != CH_STATE_UP &&
  1222. card->write.state != CH_STATE_UP)
  1223. return;
  1224. if (qeth_do_start_thread(card, QETH_RECOVER_THREAD)) {
  1225. ts = kthread_run(card->discipline->recover, (void *)card,
  1226. "qeth_recover");
  1227. if (IS_ERR(ts)) {
  1228. qeth_clear_thread_start_bit(card, QETH_RECOVER_THREAD);
  1229. qeth_clear_thread_running_bit(card,
  1230. QETH_RECOVER_THREAD);
  1231. }
  1232. }
  1233. }
  1234. static int qeth_setup_card(struct qeth_card *card)
  1235. {
  1236. QETH_DBF_TEXT(SETUP, 2, "setupcrd");
  1237. QETH_DBF_HEX(SETUP, 2, &card, sizeof(void *));
  1238. card->read.state = CH_STATE_DOWN;
  1239. card->write.state = CH_STATE_DOWN;
  1240. card->data.state = CH_STATE_DOWN;
  1241. card->state = CARD_STATE_DOWN;
  1242. card->lan_online = 0;
  1243. card->read_or_write_problem = 0;
  1244. card->dev = NULL;
  1245. spin_lock_init(&card->vlanlock);
  1246. spin_lock_init(&card->mclock);
  1247. spin_lock_init(&card->lock);
  1248. spin_lock_init(&card->ip_lock);
  1249. spin_lock_init(&card->thread_mask_lock);
  1250. mutex_init(&card->conf_mutex);
  1251. mutex_init(&card->discipline_mutex);
  1252. card->thread_start_mask = 0;
  1253. card->thread_allowed_mask = 0;
  1254. card->thread_running_mask = 0;
  1255. INIT_WORK(&card->kernel_thread_starter, qeth_start_kernel_thread);
  1256. INIT_LIST_HEAD(&card->ip_list);
  1257. INIT_LIST_HEAD(card->ip_tbd_list);
  1258. INIT_LIST_HEAD(&card->cmd_waiter_list);
  1259. init_waitqueue_head(&card->wait_q);
  1260. /* initial options */
  1261. qeth_set_intial_options(card);
  1262. /* IP address takeover */
  1263. INIT_LIST_HEAD(&card->ipato.entries);
  1264. card->ipato.enabled = 0;
  1265. card->ipato.invert4 = 0;
  1266. card->ipato.invert6 = 0;
  1267. /* init QDIO stuff */
  1268. qeth_init_qdio_info(card);
  1269. INIT_DELAYED_WORK(&card->buffer_reclaim_work, qeth_buffer_reclaim_work);
  1270. return 0;
  1271. }
  1272. static void qeth_core_sl_print(struct seq_file *m, struct service_level *slr)
  1273. {
  1274. struct qeth_card *card = container_of(slr, struct qeth_card,
  1275. qeth_service_level);
  1276. if (card->info.mcl_level[0])
  1277. seq_printf(m, "qeth: %s firmware level %s\n",
  1278. CARD_BUS_ID(card), card->info.mcl_level);
  1279. }
  1280. static struct qeth_card *qeth_alloc_card(void)
  1281. {
  1282. struct qeth_card *card;
  1283. QETH_DBF_TEXT(SETUP, 2, "alloccrd");
  1284. card = kzalloc(sizeof(struct qeth_card), GFP_DMA|GFP_KERNEL);
  1285. if (!card)
  1286. goto out;
  1287. QETH_DBF_HEX(SETUP, 2, &card, sizeof(void *));
  1288. card->ip_tbd_list = kzalloc(sizeof(struct list_head), GFP_KERNEL);
  1289. if (!card->ip_tbd_list) {
  1290. QETH_DBF_TEXT(SETUP, 0, "iptbdnom");
  1291. goto out_card;
  1292. }
  1293. if (qeth_setup_channel(&card->read))
  1294. goto out_ip;
  1295. if (qeth_setup_channel(&card->write))
  1296. goto out_channel;
  1297. card->options.layer2 = -1;
  1298. card->qeth_service_level.seq_print = qeth_core_sl_print;
  1299. register_service_level(&card->qeth_service_level);
  1300. return card;
  1301. out_channel:
  1302. qeth_clean_channel(&card->read);
  1303. out_ip:
  1304. kfree(card->ip_tbd_list);
  1305. out_card:
  1306. kfree(card);
  1307. out:
  1308. return NULL;
  1309. }
  1310. static int qeth_determine_card_type(struct qeth_card *card)
  1311. {
  1312. int i = 0;
  1313. QETH_DBF_TEXT(SETUP, 2, "detcdtyp");
  1314. card->qdio.do_prio_queueing = QETH_PRIOQ_DEFAULT;
  1315. card->qdio.default_out_queue = QETH_DEFAULT_QUEUE;
  1316. while (known_devices[i][QETH_DEV_MODEL_IND]) {
  1317. if ((CARD_RDEV(card)->id.dev_type ==
  1318. known_devices[i][QETH_DEV_TYPE_IND]) &&
  1319. (CARD_RDEV(card)->id.dev_model ==
  1320. known_devices[i][QETH_DEV_MODEL_IND])) {
  1321. card->info.type = known_devices[i][QETH_DEV_MODEL_IND];
  1322. card->qdio.no_out_queues =
  1323. known_devices[i][QETH_QUEUE_NO_IND];
  1324. card->qdio.no_in_queues = 1;
  1325. card->info.is_multicast_different =
  1326. known_devices[i][QETH_MULTICAST_IND];
  1327. qeth_update_from_chp_desc(card);
  1328. return 0;
  1329. }
  1330. i++;
  1331. }
  1332. card->info.type = QETH_CARD_TYPE_UNKNOWN;
  1333. dev_err(&card->gdev->dev, "The adapter hardware is of an "
  1334. "unknown type\n");
  1335. return -ENOENT;
  1336. }
  1337. static int qeth_clear_channel(struct qeth_channel *channel)
  1338. {
  1339. unsigned long flags;
  1340. struct qeth_card *card;
  1341. int rc;
  1342. card = CARD_FROM_CDEV(channel->ccwdev);
  1343. QETH_CARD_TEXT(card, 3, "clearch");
  1344. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  1345. rc = ccw_device_clear(channel->ccwdev, QETH_CLEAR_CHANNEL_PARM);
  1346. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  1347. if (rc)
  1348. return rc;
  1349. rc = wait_event_interruptible_timeout(card->wait_q,
  1350. channel->state == CH_STATE_STOPPED, QETH_TIMEOUT);
  1351. if (rc == -ERESTARTSYS)
  1352. return rc;
  1353. if (channel->state != CH_STATE_STOPPED)
  1354. return -ETIME;
  1355. channel->state = CH_STATE_DOWN;
  1356. return 0;
  1357. }
  1358. static int qeth_halt_channel(struct qeth_channel *channel)
  1359. {
  1360. unsigned long flags;
  1361. struct qeth_card *card;
  1362. int rc;
  1363. card = CARD_FROM_CDEV(channel->ccwdev);
  1364. QETH_CARD_TEXT(card, 3, "haltch");
  1365. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  1366. rc = ccw_device_halt(channel->ccwdev, QETH_HALT_CHANNEL_PARM);
  1367. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  1368. if (rc)
  1369. return rc;
  1370. rc = wait_event_interruptible_timeout(card->wait_q,
  1371. channel->state == CH_STATE_HALTED, QETH_TIMEOUT);
  1372. if (rc == -ERESTARTSYS)
  1373. return rc;
  1374. if (channel->state != CH_STATE_HALTED)
  1375. return -ETIME;
  1376. return 0;
  1377. }
  1378. static int qeth_halt_channels(struct qeth_card *card)
  1379. {
  1380. int rc1 = 0, rc2 = 0, rc3 = 0;
  1381. QETH_CARD_TEXT(card, 3, "haltchs");
  1382. rc1 = qeth_halt_channel(&card->read);
  1383. rc2 = qeth_halt_channel(&card->write);
  1384. rc3 = qeth_halt_channel(&card->data);
  1385. if (rc1)
  1386. return rc1;
  1387. if (rc2)
  1388. return rc2;
  1389. return rc3;
  1390. }
  1391. static int qeth_clear_channels(struct qeth_card *card)
  1392. {
  1393. int rc1 = 0, rc2 = 0, rc3 = 0;
  1394. QETH_CARD_TEXT(card, 3, "clearchs");
  1395. rc1 = qeth_clear_channel(&card->read);
  1396. rc2 = qeth_clear_channel(&card->write);
  1397. rc3 = qeth_clear_channel(&card->data);
  1398. if (rc1)
  1399. return rc1;
  1400. if (rc2)
  1401. return rc2;
  1402. return rc3;
  1403. }
  1404. static int qeth_clear_halt_card(struct qeth_card *card, int halt)
  1405. {
  1406. int rc = 0;
  1407. QETH_CARD_TEXT(card, 3, "clhacrd");
  1408. if (halt)
  1409. rc = qeth_halt_channels(card);
  1410. if (rc)
  1411. return rc;
  1412. return qeth_clear_channels(card);
  1413. }
  1414. int qeth_qdio_clear_card(struct qeth_card *card, int use_halt)
  1415. {
  1416. int rc = 0;
  1417. QETH_CARD_TEXT(card, 3, "qdioclr");
  1418. switch (atomic_cmpxchg(&card->qdio.state, QETH_QDIO_ESTABLISHED,
  1419. QETH_QDIO_CLEANING)) {
  1420. case QETH_QDIO_ESTABLISHED:
  1421. if (card->info.type == QETH_CARD_TYPE_IQD)
  1422. rc = qdio_shutdown(CARD_DDEV(card),
  1423. QDIO_FLAG_CLEANUP_USING_HALT);
  1424. else
  1425. rc = qdio_shutdown(CARD_DDEV(card),
  1426. QDIO_FLAG_CLEANUP_USING_CLEAR);
  1427. if (rc)
  1428. QETH_CARD_TEXT_(card, 3, "1err%d", rc);
  1429. qdio_free(CARD_DDEV(card));
  1430. atomic_set(&card->qdio.state, QETH_QDIO_ALLOCATED);
  1431. break;
  1432. case QETH_QDIO_CLEANING:
  1433. return rc;
  1434. default:
  1435. break;
  1436. }
  1437. rc = qeth_clear_halt_card(card, use_halt);
  1438. if (rc)
  1439. QETH_CARD_TEXT_(card, 3, "2err%d", rc);
  1440. card->state = CARD_STATE_DOWN;
  1441. return rc;
  1442. }
  1443. EXPORT_SYMBOL_GPL(qeth_qdio_clear_card);
  1444. static int qeth_read_conf_data(struct qeth_card *card, void **buffer,
  1445. int *length)
  1446. {
  1447. struct ciw *ciw;
  1448. char *rcd_buf;
  1449. int ret;
  1450. struct qeth_channel *channel = &card->data;
  1451. unsigned long flags;
  1452. /*
  1453. * scan for RCD command in extended SenseID data
  1454. */
  1455. ciw = ccw_device_get_ciw(channel->ccwdev, CIW_TYPE_RCD);
  1456. if (!ciw || ciw->cmd == 0)
  1457. return -EOPNOTSUPP;
  1458. rcd_buf = kzalloc(ciw->count, GFP_KERNEL | GFP_DMA);
  1459. if (!rcd_buf)
  1460. return -ENOMEM;
  1461. channel->ccw.cmd_code = ciw->cmd;
  1462. channel->ccw.cda = (__u32) __pa(rcd_buf);
  1463. channel->ccw.count = ciw->count;
  1464. channel->ccw.flags = CCW_FLAG_SLI;
  1465. channel->state = CH_STATE_RCD;
  1466. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  1467. ret = ccw_device_start_timeout(channel->ccwdev, &channel->ccw,
  1468. QETH_RCD_PARM, LPM_ANYPATH, 0,
  1469. QETH_RCD_TIMEOUT);
  1470. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  1471. if (!ret)
  1472. wait_event(card->wait_q,
  1473. (channel->state == CH_STATE_RCD_DONE ||
  1474. channel->state == CH_STATE_DOWN));
  1475. if (channel->state == CH_STATE_DOWN)
  1476. ret = -EIO;
  1477. else
  1478. channel->state = CH_STATE_DOWN;
  1479. if (ret) {
  1480. kfree(rcd_buf);
  1481. *buffer = NULL;
  1482. *length = 0;
  1483. } else {
  1484. *length = ciw->count;
  1485. *buffer = rcd_buf;
  1486. }
  1487. return ret;
  1488. }
  1489. static void qeth_configure_unitaddr(struct qeth_card *card, char *prcd)
  1490. {
  1491. QETH_DBF_TEXT(SETUP, 2, "cfgunit");
  1492. card->info.chpid = prcd[30];
  1493. card->info.unit_addr2 = prcd[31];
  1494. card->info.cula = prcd[63];
  1495. card->info.guestlan = ((prcd[0x10] == _ascebc['V']) &&
  1496. (prcd[0x11] == _ascebc['M']));
  1497. }
  1498. static void qeth_configure_blkt_default(struct qeth_card *card, char *prcd)
  1499. {
  1500. QETH_DBF_TEXT(SETUP, 2, "cfgblkt");
  1501. if (prcd[74] == 0xF0 && prcd[75] == 0xF0 &&
  1502. (prcd[76] == 0xF5 || prcd[76] == 0xF6)) {
  1503. card->info.blkt.time_total = 250;
  1504. card->info.blkt.inter_packet = 5;
  1505. card->info.blkt.inter_packet_jumbo = 15;
  1506. } else {
  1507. card->info.blkt.time_total = 0;
  1508. card->info.blkt.inter_packet = 0;
  1509. card->info.blkt.inter_packet_jumbo = 0;
  1510. }
  1511. }
  1512. static void qeth_init_tokens(struct qeth_card *card)
  1513. {
  1514. card->token.issuer_rm_w = 0x00010103UL;
  1515. card->token.cm_filter_w = 0x00010108UL;
  1516. card->token.cm_connection_w = 0x0001010aUL;
  1517. card->token.ulp_filter_w = 0x0001010bUL;
  1518. card->token.ulp_connection_w = 0x0001010dUL;
  1519. }
  1520. static void qeth_init_func_level(struct qeth_card *card)
  1521. {
  1522. switch (card->info.type) {
  1523. case QETH_CARD_TYPE_IQD:
  1524. card->info.func_level = QETH_IDX_FUNC_LEVEL_IQD;
  1525. break;
  1526. case QETH_CARD_TYPE_OSD:
  1527. case QETH_CARD_TYPE_OSN:
  1528. card->info.func_level = QETH_IDX_FUNC_LEVEL_OSD;
  1529. break;
  1530. default:
  1531. break;
  1532. }
  1533. }
  1534. static int qeth_idx_activate_get_answer(struct qeth_channel *channel,
  1535. void (*idx_reply_cb)(struct qeth_channel *,
  1536. struct qeth_cmd_buffer *))
  1537. {
  1538. struct qeth_cmd_buffer *iob;
  1539. unsigned long flags;
  1540. int rc;
  1541. struct qeth_card *card;
  1542. QETH_DBF_TEXT(SETUP, 2, "idxanswr");
  1543. card = CARD_FROM_CDEV(channel->ccwdev);
  1544. iob = qeth_get_buffer(channel);
  1545. iob->callback = idx_reply_cb;
  1546. memcpy(&channel->ccw, READ_CCW, sizeof(struct ccw1));
  1547. channel->ccw.count = QETH_BUFSIZE;
  1548. channel->ccw.cda = (__u32) __pa(iob->data);
  1549. wait_event(card->wait_q,
  1550. atomic_cmpxchg(&channel->irq_pending, 0, 1) == 0);
  1551. QETH_DBF_TEXT(SETUP, 6, "noirqpnd");
  1552. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  1553. rc = ccw_device_start(channel->ccwdev,
  1554. &channel->ccw, (addr_t) iob, 0, 0);
  1555. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  1556. if (rc) {
  1557. QETH_DBF_MESSAGE(2, "Error2 in activating channel rc=%d\n", rc);
  1558. QETH_DBF_TEXT_(SETUP, 2, "2err%d", rc);
  1559. atomic_set(&channel->irq_pending, 0);
  1560. wake_up(&card->wait_q);
  1561. return rc;
  1562. }
  1563. rc = wait_event_interruptible_timeout(card->wait_q,
  1564. channel->state == CH_STATE_UP, QETH_TIMEOUT);
  1565. if (rc == -ERESTARTSYS)
  1566. return rc;
  1567. if (channel->state != CH_STATE_UP) {
  1568. rc = -ETIME;
  1569. QETH_DBF_TEXT_(SETUP, 2, "3err%d", rc);
  1570. qeth_clear_cmd_buffers(channel);
  1571. } else
  1572. rc = 0;
  1573. return rc;
  1574. }
  1575. static int qeth_idx_activate_channel(struct qeth_channel *channel,
  1576. void (*idx_reply_cb)(struct qeth_channel *,
  1577. struct qeth_cmd_buffer *))
  1578. {
  1579. struct qeth_card *card;
  1580. struct qeth_cmd_buffer *iob;
  1581. unsigned long flags;
  1582. __u16 temp;
  1583. __u8 tmp;
  1584. int rc;
  1585. struct ccw_dev_id temp_devid;
  1586. card = CARD_FROM_CDEV(channel->ccwdev);
  1587. QETH_DBF_TEXT(SETUP, 2, "idxactch");
  1588. iob = qeth_get_buffer(channel);
  1589. iob->callback = idx_reply_cb;
  1590. memcpy(&channel->ccw, WRITE_CCW, sizeof(struct ccw1));
  1591. channel->ccw.count = IDX_ACTIVATE_SIZE;
  1592. channel->ccw.cda = (__u32) __pa(iob->data);
  1593. if (channel == &card->write) {
  1594. memcpy(iob->data, IDX_ACTIVATE_WRITE, IDX_ACTIVATE_SIZE);
  1595. memcpy(QETH_TRANSPORT_HEADER_SEQ_NO(iob->data),
  1596. &card->seqno.trans_hdr, QETH_SEQ_NO_LENGTH);
  1597. card->seqno.trans_hdr++;
  1598. } else {
  1599. memcpy(iob->data, IDX_ACTIVATE_READ, IDX_ACTIVATE_SIZE);
  1600. memcpy(QETH_TRANSPORT_HEADER_SEQ_NO(iob->data),
  1601. &card->seqno.trans_hdr, QETH_SEQ_NO_LENGTH);
  1602. }
  1603. tmp = ((__u8)card->info.portno) | 0x80;
  1604. memcpy(QETH_IDX_ACT_PNO(iob->data), &tmp, 1);
  1605. memcpy(QETH_IDX_ACT_ISSUER_RM_TOKEN(iob->data),
  1606. &card->token.issuer_rm_w, QETH_MPC_TOKEN_LENGTH);
  1607. memcpy(QETH_IDX_ACT_FUNC_LEVEL(iob->data),
  1608. &card->info.func_level, sizeof(__u16));
  1609. ccw_device_get_id(CARD_DDEV(card), &temp_devid);
  1610. memcpy(QETH_IDX_ACT_QDIO_DEV_CUA(iob->data), &temp_devid.devno, 2);
  1611. temp = (card->info.cula << 8) + card->info.unit_addr2;
  1612. memcpy(QETH_IDX_ACT_QDIO_DEV_REALADDR(iob->data), &temp, 2);
  1613. wait_event(card->wait_q,
  1614. atomic_cmpxchg(&channel->irq_pending, 0, 1) == 0);
  1615. QETH_DBF_TEXT(SETUP, 6, "noirqpnd");
  1616. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  1617. rc = ccw_device_start(channel->ccwdev,
  1618. &channel->ccw, (addr_t) iob, 0, 0);
  1619. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  1620. if (rc) {
  1621. QETH_DBF_MESSAGE(2, "Error1 in activating channel. rc=%d\n",
  1622. rc);
  1623. QETH_DBF_TEXT_(SETUP, 2, "1err%d", rc);
  1624. atomic_set(&channel->irq_pending, 0);
  1625. wake_up(&card->wait_q);
  1626. return rc;
  1627. }
  1628. rc = wait_event_interruptible_timeout(card->wait_q,
  1629. channel->state == CH_STATE_ACTIVATING, QETH_TIMEOUT);
  1630. if (rc == -ERESTARTSYS)
  1631. return rc;
  1632. if (channel->state != CH_STATE_ACTIVATING) {
  1633. dev_warn(&channel->ccwdev->dev, "The qeth device driver"
  1634. " failed to recover an error on the device\n");
  1635. QETH_DBF_MESSAGE(2, "%s IDX activate timed out\n",
  1636. dev_name(&channel->ccwdev->dev));
  1637. QETH_DBF_TEXT_(SETUP, 2, "2err%d", -ETIME);
  1638. qeth_clear_cmd_buffers(channel);
  1639. return -ETIME;
  1640. }
  1641. return qeth_idx_activate_get_answer(channel, idx_reply_cb);
  1642. }
  1643. static int qeth_peer_func_level(int level)
  1644. {
  1645. if ((level & 0xff) == 8)
  1646. return (level & 0xff) + 0x400;
  1647. if (((level >> 8) & 3) == 1)
  1648. return (level & 0xff) + 0x200;
  1649. return level;
  1650. }
  1651. static void qeth_idx_write_cb(struct qeth_channel *channel,
  1652. struct qeth_cmd_buffer *iob)
  1653. {
  1654. struct qeth_card *card;
  1655. __u16 temp;
  1656. QETH_DBF_TEXT(SETUP , 2, "idxwrcb");
  1657. if (channel->state == CH_STATE_DOWN) {
  1658. channel->state = CH_STATE_ACTIVATING;
  1659. goto out;
  1660. }
  1661. card = CARD_FROM_CDEV(channel->ccwdev);
  1662. if (!(QETH_IS_IDX_ACT_POS_REPLY(iob->data))) {
  1663. if (QETH_IDX_ACT_CAUSE_CODE(iob->data) == QETH_IDX_ACT_ERR_EXCL)
  1664. dev_err(&card->write.ccwdev->dev,
  1665. "The adapter is used exclusively by another "
  1666. "host\n");
  1667. else
  1668. QETH_DBF_MESSAGE(2, "%s IDX_ACTIVATE on write channel:"
  1669. " negative reply\n",
  1670. dev_name(&card->write.ccwdev->dev));
  1671. goto out;
  1672. }
  1673. memcpy(&temp, QETH_IDX_ACT_FUNC_LEVEL(iob->data), 2);
  1674. if ((temp & ~0x0100) != qeth_peer_func_level(card->info.func_level)) {
  1675. QETH_DBF_MESSAGE(2, "%s IDX_ACTIVATE on write channel: "
  1676. "function level mismatch (sent: 0x%x, received: "
  1677. "0x%x)\n", dev_name(&card->write.ccwdev->dev),
  1678. card->info.func_level, temp);
  1679. goto out;
  1680. }
  1681. channel->state = CH_STATE_UP;
  1682. out:
  1683. qeth_release_buffer(channel, iob);
  1684. }
  1685. static void qeth_idx_read_cb(struct qeth_channel *channel,
  1686. struct qeth_cmd_buffer *iob)
  1687. {
  1688. struct qeth_card *card;
  1689. __u16 temp;
  1690. QETH_DBF_TEXT(SETUP , 2, "idxrdcb");
  1691. if (channel->state == CH_STATE_DOWN) {
  1692. channel->state = CH_STATE_ACTIVATING;
  1693. goto out;
  1694. }
  1695. card = CARD_FROM_CDEV(channel->ccwdev);
  1696. if (qeth_check_idx_response(card, iob->data))
  1697. goto out;
  1698. if (!(QETH_IS_IDX_ACT_POS_REPLY(iob->data))) {
  1699. switch (QETH_IDX_ACT_CAUSE_CODE(iob->data)) {
  1700. case QETH_IDX_ACT_ERR_EXCL:
  1701. dev_err(&card->write.ccwdev->dev,
  1702. "The adapter is used exclusively by another "
  1703. "host\n");
  1704. break;
  1705. case QETH_IDX_ACT_ERR_AUTH:
  1706. case QETH_IDX_ACT_ERR_AUTH_USER:
  1707. dev_err(&card->read.ccwdev->dev,
  1708. "Setting the device online failed because of "
  1709. "insufficient authorization\n");
  1710. break;
  1711. default:
  1712. QETH_DBF_MESSAGE(2, "%s IDX_ACTIVATE on read channel:"
  1713. " negative reply\n",
  1714. dev_name(&card->read.ccwdev->dev));
  1715. }
  1716. QETH_CARD_TEXT_(card, 2, "idxread%c",
  1717. QETH_IDX_ACT_CAUSE_CODE(iob->data));
  1718. goto out;
  1719. }
  1720. /**
  1721. * * temporary fix for microcode bug
  1722. * * to revert it,replace OR by AND
  1723. * */
  1724. if ((!QETH_IDX_NO_PORTNAME_REQUIRED(iob->data)) ||
  1725. (card->info.type == QETH_CARD_TYPE_OSD))
  1726. card->info.portname_required = 1;
  1727. memcpy(&temp, QETH_IDX_ACT_FUNC_LEVEL(iob->data), 2);
  1728. if (temp != qeth_peer_func_level(card->info.func_level)) {
  1729. QETH_DBF_MESSAGE(2, "%s IDX_ACTIVATE on read channel: function "
  1730. "level mismatch (sent: 0x%x, received: 0x%x)\n",
  1731. dev_name(&card->read.ccwdev->dev),
  1732. card->info.func_level, temp);
  1733. goto out;
  1734. }
  1735. memcpy(&card->token.issuer_rm_r,
  1736. QETH_IDX_ACT_ISSUER_RM_TOKEN(iob->data),
  1737. QETH_MPC_TOKEN_LENGTH);
  1738. memcpy(&card->info.mcl_level[0],
  1739. QETH_IDX_REPLY_LEVEL(iob->data), QETH_MCL_LENGTH);
  1740. channel->state = CH_STATE_UP;
  1741. out:
  1742. qeth_release_buffer(channel, iob);
  1743. }
  1744. void qeth_prepare_control_data(struct qeth_card *card, int len,
  1745. struct qeth_cmd_buffer *iob)
  1746. {
  1747. qeth_setup_ccw(&card->write, iob->data, len);
  1748. iob->callback = qeth_release_buffer;
  1749. memcpy(QETH_TRANSPORT_HEADER_SEQ_NO(iob->data),
  1750. &card->seqno.trans_hdr, QETH_SEQ_NO_LENGTH);
  1751. card->seqno.trans_hdr++;
  1752. memcpy(QETH_PDU_HEADER_SEQ_NO(iob->data),
  1753. &card->seqno.pdu_hdr, QETH_SEQ_NO_LENGTH);
  1754. card->seqno.pdu_hdr++;
  1755. memcpy(QETH_PDU_HEADER_ACK_SEQ_NO(iob->data),
  1756. &card->seqno.pdu_hdr_ack, QETH_SEQ_NO_LENGTH);
  1757. QETH_DBF_HEX(CTRL, 2, iob->data, QETH_DBF_CTRL_LEN);
  1758. }
  1759. EXPORT_SYMBOL_GPL(qeth_prepare_control_data);
  1760. int qeth_send_control_data(struct qeth_card *card, int len,
  1761. struct qeth_cmd_buffer *iob,
  1762. int (*reply_cb)(struct qeth_card *, struct qeth_reply *,
  1763. unsigned long),
  1764. void *reply_param)
  1765. {
  1766. int rc;
  1767. unsigned long flags;
  1768. struct qeth_reply *reply = NULL;
  1769. unsigned long timeout, event_timeout;
  1770. struct qeth_ipa_cmd *cmd;
  1771. QETH_CARD_TEXT(card, 2, "sendctl");
  1772. if (card->read_or_write_problem) {
  1773. qeth_release_buffer(iob->channel, iob);
  1774. return -EIO;
  1775. }
  1776. reply = qeth_alloc_reply(card);
  1777. if (!reply) {
  1778. return -ENOMEM;
  1779. }
  1780. reply->callback = reply_cb;
  1781. reply->param = reply_param;
  1782. if (card->state == CARD_STATE_DOWN)
  1783. reply->seqno = QETH_IDX_COMMAND_SEQNO;
  1784. else
  1785. reply->seqno = card->seqno.ipa++;
  1786. init_waitqueue_head(&reply->wait_q);
  1787. spin_lock_irqsave(&card->lock, flags);
  1788. list_add_tail(&reply->list, &card->cmd_waiter_list);
  1789. spin_unlock_irqrestore(&card->lock, flags);
  1790. QETH_DBF_HEX(CTRL, 2, iob->data, QETH_DBF_CTRL_LEN);
  1791. while (atomic_cmpxchg(&card->write.irq_pending, 0, 1)) ;
  1792. qeth_prepare_control_data(card, len, iob);
  1793. if (IS_IPA(iob->data))
  1794. event_timeout = QETH_IPA_TIMEOUT;
  1795. else
  1796. event_timeout = QETH_TIMEOUT;
  1797. timeout = jiffies + event_timeout;
  1798. QETH_CARD_TEXT(card, 6, "noirqpnd");
  1799. spin_lock_irqsave(get_ccwdev_lock(card->write.ccwdev), flags);
  1800. rc = ccw_device_start(card->write.ccwdev, &card->write.ccw,
  1801. (addr_t) iob, 0, 0);
  1802. spin_unlock_irqrestore(get_ccwdev_lock(card->write.ccwdev), flags);
  1803. if (rc) {
  1804. QETH_DBF_MESSAGE(2, "%s qeth_send_control_data: "
  1805. "ccw_device_start rc = %i\n",
  1806. dev_name(&card->write.ccwdev->dev), rc);
  1807. QETH_CARD_TEXT_(card, 2, " err%d", rc);
  1808. spin_lock_irqsave(&card->lock, flags);
  1809. list_del_init(&reply->list);
  1810. qeth_put_reply(reply);
  1811. spin_unlock_irqrestore(&card->lock, flags);
  1812. qeth_release_buffer(iob->channel, iob);
  1813. atomic_set(&card->write.irq_pending, 0);
  1814. wake_up(&card->wait_q);
  1815. return rc;
  1816. }
  1817. /* we have only one long running ipassist, since we can ensure
  1818. process context of this command we can sleep */
  1819. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  1820. if ((cmd->hdr.command == IPA_CMD_SETIP) &&
  1821. (cmd->hdr.prot_version == QETH_PROT_IPV4)) {
  1822. if (!wait_event_timeout(reply->wait_q,
  1823. atomic_read(&reply->received), event_timeout))
  1824. goto time_err;
  1825. } else {
  1826. while (!atomic_read(&reply->received)) {
  1827. if (time_after(jiffies, timeout))
  1828. goto time_err;
  1829. cpu_relax();
  1830. }
  1831. }
  1832. if (reply->rc == -EIO)
  1833. goto error;
  1834. rc = reply->rc;
  1835. qeth_put_reply(reply);
  1836. return rc;
  1837. time_err:
  1838. reply->rc = -ETIME;
  1839. spin_lock_irqsave(&reply->card->lock, flags);
  1840. list_del_init(&reply->list);
  1841. spin_unlock_irqrestore(&reply->card->lock, flags);
  1842. atomic_inc(&reply->received);
  1843. error:
  1844. atomic_set(&card->write.irq_pending, 0);
  1845. qeth_release_buffer(iob->channel, iob);
  1846. card->write.buf_no = (card->write.buf_no + 1) % QETH_CMD_BUFFER_NO;
  1847. rc = reply->rc;
  1848. qeth_put_reply(reply);
  1849. return rc;
  1850. }
  1851. EXPORT_SYMBOL_GPL(qeth_send_control_data);
  1852. static int qeth_cm_enable_cb(struct qeth_card *card, struct qeth_reply *reply,
  1853. unsigned long data)
  1854. {
  1855. struct qeth_cmd_buffer *iob;
  1856. QETH_DBF_TEXT(SETUP, 2, "cmenblcb");
  1857. iob = (struct qeth_cmd_buffer *) data;
  1858. memcpy(&card->token.cm_filter_r,
  1859. QETH_CM_ENABLE_RESP_FILTER_TOKEN(iob->data),
  1860. QETH_MPC_TOKEN_LENGTH);
  1861. QETH_DBF_TEXT_(SETUP, 2, " rc%d", iob->rc);
  1862. return 0;
  1863. }
  1864. static int qeth_cm_enable(struct qeth_card *card)
  1865. {
  1866. int rc;
  1867. struct qeth_cmd_buffer *iob;
  1868. QETH_DBF_TEXT(SETUP, 2, "cmenable");
  1869. iob = qeth_wait_for_buffer(&card->write);
  1870. memcpy(iob->data, CM_ENABLE, CM_ENABLE_SIZE);
  1871. memcpy(QETH_CM_ENABLE_ISSUER_RM_TOKEN(iob->data),
  1872. &card->token.issuer_rm_r, QETH_MPC_TOKEN_LENGTH);
  1873. memcpy(QETH_CM_ENABLE_FILTER_TOKEN(iob->data),
  1874. &card->token.cm_filter_w, QETH_MPC_TOKEN_LENGTH);
  1875. rc = qeth_send_control_data(card, CM_ENABLE_SIZE, iob,
  1876. qeth_cm_enable_cb, NULL);
  1877. return rc;
  1878. }
  1879. static int qeth_cm_setup_cb(struct qeth_card *card, struct qeth_reply *reply,
  1880. unsigned long data)
  1881. {
  1882. struct qeth_cmd_buffer *iob;
  1883. QETH_DBF_TEXT(SETUP, 2, "cmsetpcb");
  1884. iob = (struct qeth_cmd_buffer *) data;
  1885. memcpy(&card->token.cm_connection_r,
  1886. QETH_CM_SETUP_RESP_DEST_ADDR(iob->data),
  1887. QETH_MPC_TOKEN_LENGTH);
  1888. QETH_DBF_TEXT_(SETUP, 2, " rc%d", iob->rc);
  1889. return 0;
  1890. }
  1891. static int qeth_cm_setup(struct qeth_card *card)
  1892. {
  1893. int rc;
  1894. struct qeth_cmd_buffer *iob;
  1895. QETH_DBF_TEXT(SETUP, 2, "cmsetup");
  1896. iob = qeth_wait_for_buffer(&card->write);
  1897. memcpy(iob->data, CM_SETUP, CM_SETUP_SIZE);
  1898. memcpy(QETH_CM_SETUP_DEST_ADDR(iob->data),
  1899. &card->token.issuer_rm_r, QETH_MPC_TOKEN_LENGTH);
  1900. memcpy(QETH_CM_SETUP_CONNECTION_TOKEN(iob->data),
  1901. &card->token.cm_connection_w, QETH_MPC_TOKEN_LENGTH);
  1902. memcpy(QETH_CM_SETUP_FILTER_TOKEN(iob->data),
  1903. &card->token.cm_filter_r, QETH_MPC_TOKEN_LENGTH);
  1904. rc = qeth_send_control_data(card, CM_SETUP_SIZE, iob,
  1905. qeth_cm_setup_cb, NULL);
  1906. return rc;
  1907. }
  1908. static inline int qeth_get_initial_mtu_for_card(struct qeth_card *card)
  1909. {
  1910. switch (card->info.type) {
  1911. case QETH_CARD_TYPE_UNKNOWN:
  1912. return 1500;
  1913. case QETH_CARD_TYPE_IQD:
  1914. return card->info.max_mtu;
  1915. case QETH_CARD_TYPE_OSD:
  1916. switch (card->info.link_type) {
  1917. case QETH_LINK_TYPE_HSTR:
  1918. case QETH_LINK_TYPE_LANE_TR:
  1919. return 2000;
  1920. default:
  1921. return 1492;
  1922. }
  1923. case QETH_CARD_TYPE_OSM:
  1924. case QETH_CARD_TYPE_OSX:
  1925. return 1492;
  1926. default:
  1927. return 1500;
  1928. }
  1929. }
  1930. static inline int qeth_get_mtu_outof_framesize(int framesize)
  1931. {
  1932. switch (framesize) {
  1933. case 0x4000:
  1934. return 8192;
  1935. case 0x6000:
  1936. return 16384;
  1937. case 0xa000:
  1938. return 32768;
  1939. case 0xffff:
  1940. return 57344;
  1941. default:
  1942. return 0;
  1943. }
  1944. }
  1945. static inline int qeth_mtu_is_valid(struct qeth_card *card, int mtu)
  1946. {
  1947. switch (card->info.type) {
  1948. case QETH_CARD_TYPE_OSD:
  1949. case QETH_CARD_TYPE_OSM:
  1950. case QETH_CARD_TYPE_OSX:
  1951. case QETH_CARD_TYPE_IQD:
  1952. return ((mtu >= 576) &&
  1953. (mtu <= card->info.max_mtu));
  1954. case QETH_CARD_TYPE_OSN:
  1955. case QETH_CARD_TYPE_UNKNOWN:
  1956. default:
  1957. return 1;
  1958. }
  1959. }
  1960. static int qeth_ulp_enable_cb(struct qeth_card *card, struct qeth_reply *reply,
  1961. unsigned long data)
  1962. {
  1963. __u16 mtu, framesize;
  1964. __u16 len;
  1965. __u8 link_type;
  1966. struct qeth_cmd_buffer *iob;
  1967. QETH_DBF_TEXT(SETUP, 2, "ulpenacb");
  1968. iob = (struct qeth_cmd_buffer *) data;
  1969. memcpy(&card->token.ulp_filter_r,
  1970. QETH_ULP_ENABLE_RESP_FILTER_TOKEN(iob->data),
  1971. QETH_MPC_TOKEN_LENGTH);
  1972. if (card->info.type == QETH_CARD_TYPE_IQD) {
  1973. memcpy(&framesize, QETH_ULP_ENABLE_RESP_MAX_MTU(iob->data), 2);
  1974. mtu = qeth_get_mtu_outof_framesize(framesize);
  1975. if (!mtu) {
  1976. iob->rc = -EINVAL;
  1977. QETH_DBF_TEXT_(SETUP, 2, " rc%d", iob->rc);
  1978. return 0;
  1979. }
  1980. if (card->info.initial_mtu && (card->info.initial_mtu != mtu)) {
  1981. /* frame size has changed */
  1982. if (card->dev &&
  1983. ((card->dev->mtu == card->info.initial_mtu) ||
  1984. (card->dev->mtu > mtu)))
  1985. card->dev->mtu = mtu;
  1986. qeth_free_qdio_buffers(card);
  1987. }
  1988. card->info.initial_mtu = mtu;
  1989. card->info.max_mtu = mtu;
  1990. card->qdio.in_buf_size = mtu + 2 * PAGE_SIZE;
  1991. } else {
  1992. card->info.initial_mtu = qeth_get_initial_mtu_for_card(card);
  1993. card->info.max_mtu = *(__u16 *)QETH_ULP_ENABLE_RESP_MAX_MTU(
  1994. iob->data);
  1995. card->qdio.in_buf_size = QETH_IN_BUF_SIZE_DEFAULT;
  1996. }
  1997. memcpy(&len, QETH_ULP_ENABLE_RESP_DIFINFO_LEN(iob->data), 2);
  1998. if (len >= QETH_MPC_DIFINFO_LEN_INDICATES_LINK_TYPE) {
  1999. memcpy(&link_type,
  2000. QETH_ULP_ENABLE_RESP_LINK_TYPE(iob->data), 1);
  2001. card->info.link_type = link_type;
  2002. } else
  2003. card->info.link_type = 0;
  2004. QETH_DBF_TEXT_(SETUP, 2, "link%d", card->info.link_type);
  2005. QETH_DBF_TEXT_(SETUP, 2, " rc%d", iob->rc);
  2006. return 0;
  2007. }
  2008. static int qeth_ulp_enable(struct qeth_card *card)
  2009. {
  2010. int rc;
  2011. char prot_type;
  2012. struct qeth_cmd_buffer *iob;
  2013. /*FIXME: trace view callbacks*/
  2014. QETH_DBF_TEXT(SETUP, 2, "ulpenabl");
  2015. iob = qeth_wait_for_buffer(&card->write);
  2016. memcpy(iob->data, ULP_ENABLE, ULP_ENABLE_SIZE);
  2017. *(QETH_ULP_ENABLE_LINKNUM(iob->data)) =
  2018. (__u8) card->info.portno;
  2019. if (card->options.layer2)
  2020. if (card->info.type == QETH_CARD_TYPE_OSN)
  2021. prot_type = QETH_PROT_OSN2;
  2022. else
  2023. prot_type = QETH_PROT_LAYER2;
  2024. else
  2025. prot_type = QETH_PROT_TCPIP;
  2026. memcpy(QETH_ULP_ENABLE_PROT_TYPE(iob->data), &prot_type, 1);
  2027. memcpy(QETH_ULP_ENABLE_DEST_ADDR(iob->data),
  2028. &card->token.cm_connection_r, QETH_MPC_TOKEN_LENGTH);
  2029. memcpy(QETH_ULP_ENABLE_FILTER_TOKEN(iob->data),
  2030. &card->token.ulp_filter_w, QETH_MPC_TOKEN_LENGTH);
  2031. memcpy(QETH_ULP_ENABLE_PORTNAME_AND_LL(iob->data),
  2032. card->info.portname, 9);
  2033. rc = qeth_send_control_data(card, ULP_ENABLE_SIZE, iob,
  2034. qeth_ulp_enable_cb, NULL);
  2035. return rc;
  2036. }
  2037. static int qeth_ulp_setup_cb(struct qeth_card *card, struct qeth_reply *reply,
  2038. unsigned long data)
  2039. {
  2040. struct qeth_cmd_buffer *iob;
  2041. QETH_DBF_TEXT(SETUP, 2, "ulpstpcb");
  2042. iob = (struct qeth_cmd_buffer *) data;
  2043. memcpy(&card->token.ulp_connection_r,
  2044. QETH_ULP_SETUP_RESP_CONNECTION_TOKEN(iob->data),
  2045. QETH_MPC_TOKEN_LENGTH);
  2046. if (!strncmp("00S", QETH_ULP_SETUP_RESP_CONNECTION_TOKEN(iob->data),
  2047. 3)) {
  2048. QETH_DBF_TEXT(SETUP, 2, "olmlimit");
  2049. dev_err(&card->gdev->dev, "A connection could not be "
  2050. "established because of an OLM limit\n");
  2051. iob->rc = -EMLINK;
  2052. }
  2053. QETH_DBF_TEXT_(SETUP, 2, " rc%d", iob->rc);
  2054. return 0;
  2055. }
  2056. static int qeth_ulp_setup(struct qeth_card *card)
  2057. {
  2058. int rc;
  2059. __u16 temp;
  2060. struct qeth_cmd_buffer *iob;
  2061. struct ccw_dev_id dev_id;
  2062. QETH_DBF_TEXT(SETUP, 2, "ulpsetup");
  2063. iob = qeth_wait_for_buffer(&card->write);
  2064. memcpy(iob->data, ULP_SETUP, ULP_SETUP_SIZE);
  2065. memcpy(QETH_ULP_SETUP_DEST_ADDR(iob->data),
  2066. &card->token.cm_connection_r, QETH_MPC_TOKEN_LENGTH);
  2067. memcpy(QETH_ULP_SETUP_CONNECTION_TOKEN(iob->data),
  2068. &card->token.ulp_connection_w, QETH_MPC_TOKEN_LENGTH);
  2069. memcpy(QETH_ULP_SETUP_FILTER_TOKEN(iob->data),
  2070. &card->token.ulp_filter_r, QETH_MPC_TOKEN_LENGTH);
  2071. ccw_device_get_id(CARD_DDEV(card), &dev_id);
  2072. memcpy(QETH_ULP_SETUP_CUA(iob->data), &dev_id.devno, 2);
  2073. temp = (card->info.cula << 8) + card->info.unit_addr2;
  2074. memcpy(QETH_ULP_SETUP_REAL_DEVADDR(iob->data), &temp, 2);
  2075. rc = qeth_send_control_data(card, ULP_SETUP_SIZE, iob,
  2076. qeth_ulp_setup_cb, NULL);
  2077. return rc;
  2078. }
  2079. static int qeth_init_qdio_out_buf(struct qeth_qdio_out_q *q, int bidx)
  2080. {
  2081. int rc;
  2082. struct qeth_qdio_out_buffer *newbuf;
  2083. rc = 0;
  2084. newbuf = kmem_cache_zalloc(qeth_qdio_outbuf_cache, GFP_ATOMIC);
  2085. if (!newbuf) {
  2086. rc = -ENOMEM;
  2087. goto out;
  2088. }
  2089. newbuf->buffer = &q->qdio_bufs[bidx];
  2090. skb_queue_head_init(&newbuf->skb_list);
  2091. lockdep_set_class(&newbuf->skb_list.lock, &qdio_out_skb_queue_key);
  2092. newbuf->q = q;
  2093. newbuf->aob = NULL;
  2094. newbuf->next_pending = q->bufs[bidx];
  2095. atomic_set(&newbuf->state, QETH_QDIO_BUF_EMPTY);
  2096. q->bufs[bidx] = newbuf;
  2097. if (q->bufstates) {
  2098. q->bufstates[bidx].user = newbuf;
  2099. QETH_CARD_TEXT_(q->card, 2, "nbs%d", bidx);
  2100. QETH_CARD_TEXT_(q->card, 2, "%lx", (long) newbuf);
  2101. QETH_CARD_TEXT_(q->card, 2, "%lx",
  2102. (long) newbuf->next_pending);
  2103. }
  2104. out:
  2105. return rc;
  2106. }
  2107. static int qeth_alloc_qdio_buffers(struct qeth_card *card)
  2108. {
  2109. int i, j;
  2110. QETH_DBF_TEXT(SETUP, 2, "allcqdbf");
  2111. if (atomic_cmpxchg(&card->qdio.state, QETH_QDIO_UNINITIALIZED,
  2112. QETH_QDIO_ALLOCATED) != QETH_QDIO_UNINITIALIZED)
  2113. return 0;
  2114. card->qdio.in_q = kzalloc(sizeof(struct qeth_qdio_q),
  2115. GFP_KERNEL);
  2116. if (!card->qdio.in_q)
  2117. goto out_nomem;
  2118. QETH_DBF_TEXT(SETUP, 2, "inq");
  2119. QETH_DBF_HEX(SETUP, 2, &card->qdio.in_q, sizeof(void *));
  2120. memset(card->qdio.in_q, 0, sizeof(struct qeth_qdio_q));
  2121. /* give inbound qeth_qdio_buffers their qdio_buffers */
  2122. for (i = 0; i < QDIO_MAX_BUFFERS_PER_Q; ++i) {
  2123. card->qdio.in_q->bufs[i].buffer =
  2124. &card->qdio.in_q->qdio_bufs[i];
  2125. card->qdio.in_q->bufs[i].rx_skb = NULL;
  2126. }
  2127. /* inbound buffer pool */
  2128. if (qeth_alloc_buffer_pool(card))
  2129. goto out_freeinq;
  2130. /* outbound */
  2131. card->qdio.out_qs =
  2132. kzalloc(card->qdio.no_out_queues *
  2133. sizeof(struct qeth_qdio_out_q *), GFP_KERNEL);
  2134. if (!card->qdio.out_qs)
  2135. goto out_freepool;
  2136. for (i = 0; i < card->qdio.no_out_queues; ++i) {
  2137. card->qdio.out_qs[i] = kzalloc(sizeof(struct qeth_qdio_out_q),
  2138. GFP_KERNEL);
  2139. if (!card->qdio.out_qs[i])
  2140. goto out_freeoutq;
  2141. QETH_DBF_TEXT_(SETUP, 2, "outq %i", i);
  2142. QETH_DBF_HEX(SETUP, 2, &card->qdio.out_qs[i], sizeof(void *));
  2143. card->qdio.out_qs[i]->queue_no = i;
  2144. /* give outbound qeth_qdio_buffers their qdio_buffers */
  2145. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j) {
  2146. WARN_ON(card->qdio.out_qs[i]->bufs[j] != NULL);
  2147. if (qeth_init_qdio_out_buf(card->qdio.out_qs[i], j))
  2148. goto out_freeoutqbufs;
  2149. }
  2150. }
  2151. /* completion */
  2152. if (qeth_alloc_cq(card))
  2153. goto out_freeoutq;
  2154. return 0;
  2155. out_freeoutqbufs:
  2156. while (j > 0) {
  2157. --j;
  2158. kmem_cache_free(qeth_qdio_outbuf_cache,
  2159. card->qdio.out_qs[i]->bufs[j]);
  2160. card->qdio.out_qs[i]->bufs[j] = NULL;
  2161. }
  2162. out_freeoutq:
  2163. while (i > 0) {
  2164. kfree(card->qdio.out_qs[--i]);
  2165. qeth_clear_outq_buffers(card->qdio.out_qs[i], 1);
  2166. }
  2167. kfree(card->qdio.out_qs);
  2168. card->qdio.out_qs = NULL;
  2169. out_freepool:
  2170. qeth_free_buffer_pool(card);
  2171. out_freeinq:
  2172. kfree(card->qdio.in_q);
  2173. card->qdio.in_q = NULL;
  2174. out_nomem:
  2175. atomic_set(&card->qdio.state, QETH_QDIO_UNINITIALIZED);
  2176. return -ENOMEM;
  2177. }
  2178. static void qeth_create_qib_param_field(struct qeth_card *card,
  2179. char *param_field)
  2180. {
  2181. param_field[0] = _ascebc['P'];
  2182. param_field[1] = _ascebc['C'];
  2183. param_field[2] = _ascebc['I'];
  2184. param_field[3] = _ascebc['T'];
  2185. *((unsigned int *) (&param_field[4])) = QETH_PCI_THRESHOLD_A(card);
  2186. *((unsigned int *) (&param_field[8])) = QETH_PCI_THRESHOLD_B(card);
  2187. *((unsigned int *) (&param_field[12])) = QETH_PCI_TIMER_VALUE(card);
  2188. }
  2189. static void qeth_create_qib_param_field_blkt(struct qeth_card *card,
  2190. char *param_field)
  2191. {
  2192. param_field[16] = _ascebc['B'];
  2193. param_field[17] = _ascebc['L'];
  2194. param_field[18] = _ascebc['K'];
  2195. param_field[19] = _ascebc['T'];
  2196. *((unsigned int *) (&param_field[20])) = card->info.blkt.time_total;
  2197. *((unsigned int *) (&param_field[24])) = card->info.blkt.inter_packet;
  2198. *((unsigned int *) (&param_field[28])) =
  2199. card->info.blkt.inter_packet_jumbo;
  2200. }
  2201. static int qeth_qdio_activate(struct qeth_card *card)
  2202. {
  2203. QETH_DBF_TEXT(SETUP, 3, "qdioact");
  2204. return qdio_activate(CARD_DDEV(card));
  2205. }
  2206. static int qeth_dm_act(struct qeth_card *card)
  2207. {
  2208. int rc;
  2209. struct qeth_cmd_buffer *iob;
  2210. QETH_DBF_TEXT(SETUP, 2, "dmact");
  2211. iob = qeth_wait_for_buffer(&card->write);
  2212. memcpy(iob->data, DM_ACT, DM_ACT_SIZE);
  2213. memcpy(QETH_DM_ACT_DEST_ADDR(iob->data),
  2214. &card->token.cm_connection_r, QETH_MPC_TOKEN_LENGTH);
  2215. memcpy(QETH_DM_ACT_CONNECTION_TOKEN(iob->data),
  2216. &card->token.ulp_connection_r, QETH_MPC_TOKEN_LENGTH);
  2217. rc = qeth_send_control_data(card, DM_ACT_SIZE, iob, NULL, NULL);
  2218. return rc;
  2219. }
  2220. static int qeth_mpc_initialize(struct qeth_card *card)
  2221. {
  2222. int rc;
  2223. QETH_DBF_TEXT(SETUP, 2, "mpcinit");
  2224. rc = qeth_issue_next_read(card);
  2225. if (rc) {
  2226. QETH_DBF_TEXT_(SETUP, 2, "1err%d", rc);
  2227. return rc;
  2228. }
  2229. rc = qeth_cm_enable(card);
  2230. if (rc) {
  2231. QETH_DBF_TEXT_(SETUP, 2, "2err%d", rc);
  2232. goto out_qdio;
  2233. }
  2234. rc = qeth_cm_setup(card);
  2235. if (rc) {
  2236. QETH_DBF_TEXT_(SETUP, 2, "3err%d", rc);
  2237. goto out_qdio;
  2238. }
  2239. rc = qeth_ulp_enable(card);
  2240. if (rc) {
  2241. QETH_DBF_TEXT_(SETUP, 2, "4err%d", rc);
  2242. goto out_qdio;
  2243. }
  2244. rc = qeth_ulp_setup(card);
  2245. if (rc) {
  2246. QETH_DBF_TEXT_(SETUP, 2, "5err%d", rc);
  2247. goto out_qdio;
  2248. }
  2249. rc = qeth_alloc_qdio_buffers(card);
  2250. if (rc) {
  2251. QETH_DBF_TEXT_(SETUP, 2, "5err%d", rc);
  2252. goto out_qdio;
  2253. }
  2254. rc = qeth_qdio_establish(card);
  2255. if (rc) {
  2256. QETH_DBF_TEXT_(SETUP, 2, "6err%d", rc);
  2257. qeth_free_qdio_buffers(card);
  2258. goto out_qdio;
  2259. }
  2260. rc = qeth_qdio_activate(card);
  2261. if (rc) {
  2262. QETH_DBF_TEXT_(SETUP, 2, "7err%d", rc);
  2263. goto out_qdio;
  2264. }
  2265. rc = qeth_dm_act(card);
  2266. if (rc) {
  2267. QETH_DBF_TEXT_(SETUP, 2, "8err%d", rc);
  2268. goto out_qdio;
  2269. }
  2270. return 0;
  2271. out_qdio:
  2272. qeth_qdio_clear_card(card, card->info.type != QETH_CARD_TYPE_IQD);
  2273. return rc;
  2274. }
  2275. static void qeth_print_status_with_portname(struct qeth_card *card)
  2276. {
  2277. char dbf_text[15];
  2278. int i;
  2279. sprintf(dbf_text, "%s", card->info.portname + 1);
  2280. for (i = 0; i < 8; i++)
  2281. dbf_text[i] =
  2282. (char) _ebcasc[(__u8) dbf_text[i]];
  2283. dbf_text[8] = 0;
  2284. dev_info(&card->gdev->dev, "Device is a%s card%s%s%s\n"
  2285. "with link type %s (portname: %s)\n",
  2286. qeth_get_cardname(card),
  2287. (card->info.mcl_level[0]) ? " (level: " : "",
  2288. (card->info.mcl_level[0]) ? card->info.mcl_level : "",
  2289. (card->info.mcl_level[0]) ? ")" : "",
  2290. qeth_get_cardname_short(card),
  2291. dbf_text);
  2292. }
  2293. static void qeth_print_status_no_portname(struct qeth_card *card)
  2294. {
  2295. if (card->info.portname[0])
  2296. dev_info(&card->gdev->dev, "Device is a%s "
  2297. "card%s%s%s\nwith link type %s "
  2298. "(no portname needed by interface).\n",
  2299. qeth_get_cardname(card),
  2300. (card->info.mcl_level[0]) ? " (level: " : "",
  2301. (card->info.mcl_level[0]) ? card->info.mcl_level : "",
  2302. (card->info.mcl_level[0]) ? ")" : "",
  2303. qeth_get_cardname_short(card));
  2304. else
  2305. dev_info(&card->gdev->dev, "Device is a%s "
  2306. "card%s%s%s\nwith link type %s.\n",
  2307. qeth_get_cardname(card),
  2308. (card->info.mcl_level[0]) ? " (level: " : "",
  2309. (card->info.mcl_level[0]) ? card->info.mcl_level : "",
  2310. (card->info.mcl_level[0]) ? ")" : "",
  2311. qeth_get_cardname_short(card));
  2312. }
  2313. void qeth_print_status_message(struct qeth_card *card)
  2314. {
  2315. switch (card->info.type) {
  2316. case QETH_CARD_TYPE_OSD:
  2317. case QETH_CARD_TYPE_OSM:
  2318. case QETH_CARD_TYPE_OSX:
  2319. /* VM will use a non-zero first character
  2320. * to indicate a HiperSockets like reporting
  2321. * of the level OSA sets the first character to zero
  2322. * */
  2323. if (!card->info.mcl_level[0]) {
  2324. sprintf(card->info.mcl_level, "%02x%02x",
  2325. card->info.mcl_level[2],
  2326. card->info.mcl_level[3]);
  2327. card->info.mcl_level[QETH_MCL_LENGTH] = 0;
  2328. break;
  2329. }
  2330. /* fallthrough */
  2331. case QETH_CARD_TYPE_IQD:
  2332. if ((card->info.guestlan) ||
  2333. (card->info.mcl_level[0] & 0x80)) {
  2334. card->info.mcl_level[0] = (char) _ebcasc[(__u8)
  2335. card->info.mcl_level[0]];
  2336. card->info.mcl_level[1] = (char) _ebcasc[(__u8)
  2337. card->info.mcl_level[1]];
  2338. card->info.mcl_level[2] = (char) _ebcasc[(__u8)
  2339. card->info.mcl_level[2]];
  2340. card->info.mcl_level[3] = (char) _ebcasc[(__u8)
  2341. card->info.mcl_level[3]];
  2342. card->info.mcl_level[QETH_MCL_LENGTH] = 0;
  2343. }
  2344. break;
  2345. default:
  2346. memset(&card->info.mcl_level[0], 0, QETH_MCL_LENGTH + 1);
  2347. }
  2348. if (card->info.portname_required)
  2349. qeth_print_status_with_portname(card);
  2350. else
  2351. qeth_print_status_no_portname(card);
  2352. }
  2353. EXPORT_SYMBOL_GPL(qeth_print_status_message);
  2354. static void qeth_initialize_working_pool_list(struct qeth_card *card)
  2355. {
  2356. struct qeth_buffer_pool_entry *entry;
  2357. QETH_CARD_TEXT(card, 5, "inwrklst");
  2358. list_for_each_entry(entry,
  2359. &card->qdio.init_pool.entry_list, init_list) {
  2360. qeth_put_buffer_pool_entry(card, entry);
  2361. }
  2362. }
  2363. static inline struct qeth_buffer_pool_entry *qeth_find_free_buffer_pool_entry(
  2364. struct qeth_card *card)
  2365. {
  2366. struct list_head *plh;
  2367. struct qeth_buffer_pool_entry *entry;
  2368. int i, free;
  2369. struct page *page;
  2370. if (list_empty(&card->qdio.in_buf_pool.entry_list))
  2371. return NULL;
  2372. list_for_each(plh, &card->qdio.in_buf_pool.entry_list) {
  2373. entry = list_entry(plh, struct qeth_buffer_pool_entry, list);
  2374. free = 1;
  2375. for (i = 0; i < QETH_MAX_BUFFER_ELEMENTS(card); ++i) {
  2376. if (page_count(virt_to_page(entry->elements[i])) > 1) {
  2377. free = 0;
  2378. break;
  2379. }
  2380. }
  2381. if (free) {
  2382. list_del_init(&entry->list);
  2383. return entry;
  2384. }
  2385. }
  2386. /* no free buffer in pool so take first one and swap pages */
  2387. entry = list_entry(card->qdio.in_buf_pool.entry_list.next,
  2388. struct qeth_buffer_pool_entry, list);
  2389. for (i = 0; i < QETH_MAX_BUFFER_ELEMENTS(card); ++i) {
  2390. if (page_count(virt_to_page(entry->elements[i])) > 1) {
  2391. page = alloc_page(GFP_ATOMIC);
  2392. if (!page) {
  2393. return NULL;
  2394. } else {
  2395. free_page((unsigned long)entry->elements[i]);
  2396. entry->elements[i] = page_address(page);
  2397. if (card->options.performance_stats)
  2398. card->perf_stats.sg_alloc_page_rx++;
  2399. }
  2400. }
  2401. }
  2402. list_del_init(&entry->list);
  2403. return entry;
  2404. }
  2405. static int qeth_init_input_buffer(struct qeth_card *card,
  2406. struct qeth_qdio_buffer *buf)
  2407. {
  2408. struct qeth_buffer_pool_entry *pool_entry;
  2409. int i;
  2410. if ((card->options.cq == QETH_CQ_ENABLED) && (!buf->rx_skb)) {
  2411. buf->rx_skb = dev_alloc_skb(QETH_RX_PULL_LEN + ETH_HLEN);
  2412. if (!buf->rx_skb)
  2413. return 1;
  2414. }
  2415. pool_entry = qeth_find_free_buffer_pool_entry(card);
  2416. if (!pool_entry)
  2417. return 1;
  2418. /*
  2419. * since the buffer is accessed only from the input_tasklet
  2420. * there shouldn't be a need to synchronize; also, since we use
  2421. * the QETH_IN_BUF_REQUEUE_THRESHOLD we should never run out off
  2422. * buffers
  2423. */
  2424. buf->pool_entry = pool_entry;
  2425. for (i = 0; i < QETH_MAX_BUFFER_ELEMENTS(card); ++i) {
  2426. buf->buffer->element[i].length = PAGE_SIZE;
  2427. buf->buffer->element[i].addr = pool_entry->elements[i];
  2428. if (i == QETH_MAX_BUFFER_ELEMENTS(card) - 1)
  2429. buf->buffer->element[i].eflags = SBAL_EFLAGS_LAST_ENTRY;
  2430. else
  2431. buf->buffer->element[i].eflags = 0;
  2432. buf->buffer->element[i].sflags = 0;
  2433. }
  2434. return 0;
  2435. }
  2436. int qeth_init_qdio_queues(struct qeth_card *card)
  2437. {
  2438. int i, j;
  2439. int rc;
  2440. QETH_DBF_TEXT(SETUP, 2, "initqdqs");
  2441. /* inbound queue */
  2442. memset(card->qdio.in_q->qdio_bufs, 0,
  2443. QDIO_MAX_BUFFERS_PER_Q * sizeof(struct qdio_buffer));
  2444. qeth_initialize_working_pool_list(card);
  2445. /*give only as many buffers to hardware as we have buffer pool entries*/
  2446. for (i = 0; i < card->qdio.in_buf_pool.buf_count - 1; ++i)
  2447. qeth_init_input_buffer(card, &card->qdio.in_q->bufs[i]);
  2448. card->qdio.in_q->next_buf_to_init =
  2449. card->qdio.in_buf_pool.buf_count - 1;
  2450. rc = do_QDIO(CARD_DDEV(card), QDIO_FLAG_SYNC_INPUT, 0, 0,
  2451. card->qdio.in_buf_pool.buf_count - 1);
  2452. if (rc) {
  2453. QETH_DBF_TEXT_(SETUP, 2, "1err%d", rc);
  2454. return rc;
  2455. }
  2456. /* completion */
  2457. rc = qeth_cq_init(card);
  2458. if (rc) {
  2459. return rc;
  2460. }
  2461. /* outbound queue */
  2462. for (i = 0; i < card->qdio.no_out_queues; ++i) {
  2463. memset(card->qdio.out_qs[i]->qdio_bufs, 0,
  2464. QDIO_MAX_BUFFERS_PER_Q * sizeof(struct qdio_buffer));
  2465. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j) {
  2466. qeth_clear_output_buffer(card->qdio.out_qs[i],
  2467. card->qdio.out_qs[i]->bufs[j],
  2468. QETH_QDIO_BUF_EMPTY);
  2469. }
  2470. card->qdio.out_qs[i]->card = card;
  2471. card->qdio.out_qs[i]->next_buf_to_fill = 0;
  2472. card->qdio.out_qs[i]->do_pack = 0;
  2473. atomic_set(&card->qdio.out_qs[i]->used_buffers, 0);
  2474. atomic_set(&card->qdio.out_qs[i]->set_pci_flags_count, 0);
  2475. atomic_set(&card->qdio.out_qs[i]->state,
  2476. QETH_OUT_Q_UNLOCKED);
  2477. }
  2478. return 0;
  2479. }
  2480. EXPORT_SYMBOL_GPL(qeth_init_qdio_queues);
  2481. static inline __u8 qeth_get_ipa_adp_type(enum qeth_link_types link_type)
  2482. {
  2483. switch (link_type) {
  2484. case QETH_LINK_TYPE_HSTR:
  2485. return 2;
  2486. default:
  2487. return 1;
  2488. }
  2489. }
  2490. static void qeth_fill_ipacmd_header(struct qeth_card *card,
  2491. struct qeth_ipa_cmd *cmd, __u8 command,
  2492. enum qeth_prot_versions prot)
  2493. {
  2494. memset(cmd, 0, sizeof(struct qeth_ipa_cmd));
  2495. cmd->hdr.command = command;
  2496. cmd->hdr.initiator = IPA_CMD_INITIATOR_HOST;
  2497. cmd->hdr.seqno = card->seqno.ipa;
  2498. cmd->hdr.adapter_type = qeth_get_ipa_adp_type(card->info.link_type);
  2499. cmd->hdr.rel_adapter_no = (__u8) card->info.portno;
  2500. if (card->options.layer2)
  2501. cmd->hdr.prim_version_no = 2;
  2502. else
  2503. cmd->hdr.prim_version_no = 1;
  2504. cmd->hdr.param_count = 1;
  2505. cmd->hdr.prot_version = prot;
  2506. cmd->hdr.ipa_supported = 0;
  2507. cmd->hdr.ipa_enabled = 0;
  2508. }
  2509. struct qeth_cmd_buffer *qeth_get_ipacmd_buffer(struct qeth_card *card,
  2510. enum qeth_ipa_cmds ipacmd, enum qeth_prot_versions prot)
  2511. {
  2512. struct qeth_cmd_buffer *iob;
  2513. struct qeth_ipa_cmd *cmd;
  2514. iob = qeth_wait_for_buffer(&card->write);
  2515. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  2516. qeth_fill_ipacmd_header(card, cmd, ipacmd, prot);
  2517. return iob;
  2518. }
  2519. EXPORT_SYMBOL_GPL(qeth_get_ipacmd_buffer);
  2520. void qeth_prepare_ipa_cmd(struct qeth_card *card, struct qeth_cmd_buffer *iob,
  2521. char prot_type)
  2522. {
  2523. memcpy(iob->data, IPA_PDU_HEADER, IPA_PDU_HEADER_SIZE);
  2524. memcpy(QETH_IPA_CMD_PROT_TYPE(iob->data), &prot_type, 1);
  2525. memcpy(QETH_IPA_CMD_DEST_ADDR(iob->data),
  2526. &card->token.ulp_connection_r, QETH_MPC_TOKEN_LENGTH);
  2527. }
  2528. EXPORT_SYMBOL_GPL(qeth_prepare_ipa_cmd);
  2529. int qeth_send_ipa_cmd(struct qeth_card *card, struct qeth_cmd_buffer *iob,
  2530. int (*reply_cb)(struct qeth_card *, struct qeth_reply*,
  2531. unsigned long),
  2532. void *reply_param)
  2533. {
  2534. int rc;
  2535. char prot_type;
  2536. QETH_CARD_TEXT(card, 4, "sendipa");
  2537. if (card->options.layer2)
  2538. if (card->info.type == QETH_CARD_TYPE_OSN)
  2539. prot_type = QETH_PROT_OSN2;
  2540. else
  2541. prot_type = QETH_PROT_LAYER2;
  2542. else
  2543. prot_type = QETH_PROT_TCPIP;
  2544. qeth_prepare_ipa_cmd(card, iob, prot_type);
  2545. rc = qeth_send_control_data(card, IPA_CMD_LENGTH,
  2546. iob, reply_cb, reply_param);
  2547. if (rc == -ETIME) {
  2548. qeth_clear_ipacmd_list(card);
  2549. qeth_schedule_recovery(card);
  2550. }
  2551. return rc;
  2552. }
  2553. EXPORT_SYMBOL_GPL(qeth_send_ipa_cmd);
  2554. int qeth_send_startlan(struct qeth_card *card)
  2555. {
  2556. int rc;
  2557. struct qeth_cmd_buffer *iob;
  2558. QETH_DBF_TEXT(SETUP, 2, "strtlan");
  2559. iob = qeth_get_ipacmd_buffer(card, IPA_CMD_STARTLAN, 0);
  2560. rc = qeth_send_ipa_cmd(card, iob, NULL, NULL);
  2561. return rc;
  2562. }
  2563. EXPORT_SYMBOL_GPL(qeth_send_startlan);
  2564. int qeth_default_setadapterparms_cb(struct qeth_card *card,
  2565. struct qeth_reply *reply, unsigned long data)
  2566. {
  2567. struct qeth_ipa_cmd *cmd;
  2568. QETH_CARD_TEXT(card, 4, "defadpcb");
  2569. cmd = (struct qeth_ipa_cmd *) data;
  2570. if (cmd->hdr.return_code == 0)
  2571. cmd->hdr.return_code =
  2572. cmd->data.setadapterparms.hdr.return_code;
  2573. return 0;
  2574. }
  2575. EXPORT_SYMBOL_GPL(qeth_default_setadapterparms_cb);
  2576. static int qeth_query_setadapterparms_cb(struct qeth_card *card,
  2577. struct qeth_reply *reply, unsigned long data)
  2578. {
  2579. struct qeth_ipa_cmd *cmd;
  2580. QETH_CARD_TEXT(card, 3, "quyadpcb");
  2581. cmd = (struct qeth_ipa_cmd *) data;
  2582. if (cmd->data.setadapterparms.data.query_cmds_supp.lan_type & 0x7f) {
  2583. card->info.link_type =
  2584. cmd->data.setadapterparms.data.query_cmds_supp.lan_type;
  2585. QETH_DBF_TEXT_(SETUP, 2, "lnk %d", card->info.link_type);
  2586. }
  2587. card->options.adp.supported_funcs =
  2588. cmd->data.setadapterparms.data.query_cmds_supp.supported_cmds;
  2589. return qeth_default_setadapterparms_cb(card, reply, (unsigned long)cmd);
  2590. }
  2591. struct qeth_cmd_buffer *qeth_get_adapter_cmd(struct qeth_card *card,
  2592. __u32 command, __u32 cmdlen)
  2593. {
  2594. struct qeth_cmd_buffer *iob;
  2595. struct qeth_ipa_cmd *cmd;
  2596. iob = qeth_get_ipacmd_buffer(card, IPA_CMD_SETADAPTERPARMS,
  2597. QETH_PROT_IPV4);
  2598. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  2599. cmd->data.setadapterparms.hdr.cmdlength = cmdlen;
  2600. cmd->data.setadapterparms.hdr.command_code = command;
  2601. cmd->data.setadapterparms.hdr.used_total = 1;
  2602. cmd->data.setadapterparms.hdr.seq_no = 1;
  2603. return iob;
  2604. }
  2605. EXPORT_SYMBOL_GPL(qeth_get_adapter_cmd);
  2606. int qeth_query_setadapterparms(struct qeth_card *card)
  2607. {
  2608. int rc;
  2609. struct qeth_cmd_buffer *iob;
  2610. QETH_CARD_TEXT(card, 3, "queryadp");
  2611. iob = qeth_get_adapter_cmd(card, IPA_SETADP_QUERY_COMMANDS_SUPPORTED,
  2612. sizeof(struct qeth_ipacmd_setadpparms));
  2613. rc = qeth_send_ipa_cmd(card, iob, qeth_query_setadapterparms_cb, NULL);
  2614. return rc;
  2615. }
  2616. EXPORT_SYMBOL_GPL(qeth_query_setadapterparms);
  2617. static int qeth_query_ipassists_cb(struct qeth_card *card,
  2618. struct qeth_reply *reply, unsigned long data)
  2619. {
  2620. struct qeth_ipa_cmd *cmd;
  2621. QETH_DBF_TEXT(SETUP, 2, "qipasscb");
  2622. cmd = (struct qeth_ipa_cmd *) data;
  2623. switch (cmd->hdr.return_code) {
  2624. case IPA_RC_NOTSUPP:
  2625. case IPA_RC_L2_UNSUPPORTED_CMD:
  2626. QETH_DBF_TEXT(SETUP, 2, "ipaunsup");
  2627. card->options.ipa4.supported_funcs |= IPA_SETADAPTERPARMS;
  2628. card->options.ipa6.supported_funcs |= IPA_SETADAPTERPARMS;
  2629. return -0;
  2630. default:
  2631. if (cmd->hdr.return_code) {
  2632. QETH_DBF_MESSAGE(1, "%s IPA_CMD_QIPASSIST: Unhandled "
  2633. "rc=%d\n",
  2634. dev_name(&card->gdev->dev),
  2635. cmd->hdr.return_code);
  2636. return 0;
  2637. }
  2638. }
  2639. if (cmd->hdr.prot_version == QETH_PROT_IPV4) {
  2640. card->options.ipa4.supported_funcs = cmd->hdr.ipa_supported;
  2641. card->options.ipa4.enabled_funcs = cmd->hdr.ipa_enabled;
  2642. } else if (cmd->hdr.prot_version == QETH_PROT_IPV6) {
  2643. card->options.ipa6.supported_funcs = cmd->hdr.ipa_supported;
  2644. card->options.ipa6.enabled_funcs = cmd->hdr.ipa_enabled;
  2645. } else
  2646. QETH_DBF_MESSAGE(1, "%s IPA_CMD_QIPASSIST: Flawed LIC detected"
  2647. "\n", dev_name(&card->gdev->dev));
  2648. return 0;
  2649. }
  2650. int qeth_query_ipassists(struct qeth_card *card, enum qeth_prot_versions prot)
  2651. {
  2652. int rc;
  2653. struct qeth_cmd_buffer *iob;
  2654. QETH_DBF_TEXT_(SETUP, 2, "qipassi%i", prot);
  2655. iob = qeth_get_ipacmd_buffer(card, IPA_CMD_QIPASSIST, prot);
  2656. rc = qeth_send_ipa_cmd(card, iob, qeth_query_ipassists_cb, NULL);
  2657. return rc;
  2658. }
  2659. EXPORT_SYMBOL_GPL(qeth_query_ipassists);
  2660. static int qeth_query_setdiagass_cb(struct qeth_card *card,
  2661. struct qeth_reply *reply, unsigned long data)
  2662. {
  2663. struct qeth_ipa_cmd *cmd;
  2664. __u16 rc;
  2665. cmd = (struct qeth_ipa_cmd *)data;
  2666. rc = cmd->hdr.return_code;
  2667. if (rc)
  2668. QETH_CARD_TEXT_(card, 2, "diagq:%x", rc);
  2669. else
  2670. card->info.diagass_support = cmd->data.diagass.ext;
  2671. return 0;
  2672. }
  2673. static int qeth_query_setdiagass(struct qeth_card *card)
  2674. {
  2675. struct qeth_cmd_buffer *iob;
  2676. struct qeth_ipa_cmd *cmd;
  2677. QETH_DBF_TEXT(SETUP, 2, "qdiagass");
  2678. iob = qeth_get_ipacmd_buffer(card, IPA_CMD_SET_DIAG_ASS, 0);
  2679. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  2680. cmd->data.diagass.subcmd_len = 16;
  2681. cmd->data.diagass.subcmd = QETH_DIAGS_CMD_QUERY;
  2682. return qeth_send_ipa_cmd(card, iob, qeth_query_setdiagass_cb, NULL);
  2683. }
  2684. static void qeth_get_trap_id(struct qeth_card *card, struct qeth_trap_id *tid)
  2685. {
  2686. unsigned long info = get_zeroed_page(GFP_KERNEL);
  2687. struct sysinfo_2_2_2 *info222 = (struct sysinfo_2_2_2 *)info;
  2688. struct sysinfo_3_2_2 *info322 = (struct sysinfo_3_2_2 *)info;
  2689. struct ccw_dev_id ccwid;
  2690. int level;
  2691. tid->chpid = card->info.chpid;
  2692. ccw_device_get_id(CARD_RDEV(card), &ccwid);
  2693. tid->ssid = ccwid.ssid;
  2694. tid->devno = ccwid.devno;
  2695. if (!info)
  2696. return;
  2697. level = stsi(NULL, 0, 0, 0);
  2698. if ((level >= 2) && (stsi(info222, 2, 2, 2) == 0))
  2699. tid->lparnr = info222->lpar_number;
  2700. if ((level >= 3) && (stsi(info322, 3, 2, 2) == 0)) {
  2701. EBCASC(info322->vm[0].name, sizeof(info322->vm[0].name));
  2702. memcpy(tid->vmname, info322->vm[0].name, sizeof(tid->vmname));
  2703. }
  2704. free_page(info);
  2705. return;
  2706. }
  2707. static int qeth_hw_trap_cb(struct qeth_card *card,
  2708. struct qeth_reply *reply, unsigned long data)
  2709. {
  2710. struct qeth_ipa_cmd *cmd;
  2711. __u16 rc;
  2712. cmd = (struct qeth_ipa_cmd *)data;
  2713. rc = cmd->hdr.return_code;
  2714. if (rc)
  2715. QETH_CARD_TEXT_(card, 2, "trapc:%x", rc);
  2716. return 0;
  2717. }
  2718. int qeth_hw_trap(struct qeth_card *card, enum qeth_diags_trap_action action)
  2719. {
  2720. struct qeth_cmd_buffer *iob;
  2721. struct qeth_ipa_cmd *cmd;
  2722. QETH_DBF_TEXT(SETUP, 2, "diagtrap");
  2723. iob = qeth_get_ipacmd_buffer(card, IPA_CMD_SET_DIAG_ASS, 0);
  2724. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  2725. cmd->data.diagass.subcmd_len = 80;
  2726. cmd->data.diagass.subcmd = QETH_DIAGS_CMD_TRAP;
  2727. cmd->data.diagass.type = 1;
  2728. cmd->data.diagass.action = action;
  2729. switch (action) {
  2730. case QETH_DIAGS_TRAP_ARM:
  2731. cmd->data.diagass.options = 0x0003;
  2732. cmd->data.diagass.ext = 0x00010000 +
  2733. sizeof(struct qeth_trap_id);
  2734. qeth_get_trap_id(card,
  2735. (struct qeth_trap_id *)cmd->data.diagass.cdata);
  2736. break;
  2737. case QETH_DIAGS_TRAP_DISARM:
  2738. cmd->data.diagass.options = 0x0001;
  2739. break;
  2740. case QETH_DIAGS_TRAP_CAPTURE:
  2741. break;
  2742. }
  2743. return qeth_send_ipa_cmd(card, iob, qeth_hw_trap_cb, NULL);
  2744. }
  2745. EXPORT_SYMBOL_GPL(qeth_hw_trap);
  2746. int qeth_check_qdio_errors(struct qeth_card *card, struct qdio_buffer *buf,
  2747. unsigned int qdio_error, const char *dbftext)
  2748. {
  2749. if (qdio_error) {
  2750. QETH_CARD_TEXT(card, 2, dbftext);
  2751. QETH_CARD_TEXT_(card, 2, " F15=%02X",
  2752. buf->element[15].sflags);
  2753. QETH_CARD_TEXT_(card, 2, " F14=%02X",
  2754. buf->element[14].sflags);
  2755. QETH_CARD_TEXT_(card, 2, " qerr=%X", qdio_error);
  2756. if ((buf->element[15].sflags) == 0x12) {
  2757. card->stats.rx_dropped++;
  2758. return 0;
  2759. } else
  2760. return 1;
  2761. }
  2762. return 0;
  2763. }
  2764. EXPORT_SYMBOL_GPL(qeth_check_qdio_errors);
  2765. void qeth_buffer_reclaim_work(struct work_struct *work)
  2766. {
  2767. struct qeth_card *card = container_of(work, struct qeth_card,
  2768. buffer_reclaim_work.work);
  2769. QETH_CARD_TEXT_(card, 2, "brw:%x", card->reclaim_index);
  2770. qeth_queue_input_buffer(card, card->reclaim_index);
  2771. }
  2772. void qeth_queue_input_buffer(struct qeth_card *card, int index)
  2773. {
  2774. struct qeth_qdio_q *queue = card->qdio.in_q;
  2775. struct list_head *lh;
  2776. int count;
  2777. int i;
  2778. int rc;
  2779. int newcount = 0;
  2780. count = (index < queue->next_buf_to_init)?
  2781. card->qdio.in_buf_pool.buf_count -
  2782. (queue->next_buf_to_init - index) :
  2783. card->qdio.in_buf_pool.buf_count -
  2784. (queue->next_buf_to_init + QDIO_MAX_BUFFERS_PER_Q - index);
  2785. /* only requeue at a certain threshold to avoid SIGAs */
  2786. if (count >= QETH_IN_BUF_REQUEUE_THRESHOLD(card)) {
  2787. for (i = queue->next_buf_to_init;
  2788. i < queue->next_buf_to_init + count; ++i) {
  2789. if (qeth_init_input_buffer(card,
  2790. &queue->bufs[i % QDIO_MAX_BUFFERS_PER_Q])) {
  2791. break;
  2792. } else {
  2793. newcount++;
  2794. }
  2795. }
  2796. if (newcount < count) {
  2797. /* we are in memory shortage so we switch back to
  2798. traditional skb allocation and drop packages */
  2799. atomic_set(&card->force_alloc_skb, 3);
  2800. count = newcount;
  2801. } else {
  2802. atomic_add_unless(&card->force_alloc_skb, -1, 0);
  2803. }
  2804. if (!count) {
  2805. i = 0;
  2806. list_for_each(lh, &card->qdio.in_buf_pool.entry_list)
  2807. i++;
  2808. if (i == card->qdio.in_buf_pool.buf_count) {
  2809. QETH_CARD_TEXT(card, 2, "qsarbw");
  2810. card->reclaim_index = index;
  2811. schedule_delayed_work(
  2812. &card->buffer_reclaim_work,
  2813. QETH_RECLAIM_WORK_TIME);
  2814. }
  2815. return;
  2816. }
  2817. /*
  2818. * according to old code it should be avoided to requeue all
  2819. * 128 buffers in order to benefit from PCI avoidance.
  2820. * this function keeps at least one buffer (the buffer at
  2821. * 'index') un-requeued -> this buffer is the first buffer that
  2822. * will be requeued the next time
  2823. */
  2824. if (card->options.performance_stats) {
  2825. card->perf_stats.inbound_do_qdio_cnt++;
  2826. card->perf_stats.inbound_do_qdio_start_time =
  2827. qeth_get_micros();
  2828. }
  2829. rc = do_QDIO(CARD_DDEV(card), QDIO_FLAG_SYNC_INPUT, 0,
  2830. queue->next_buf_to_init, count);
  2831. if (card->options.performance_stats)
  2832. card->perf_stats.inbound_do_qdio_time +=
  2833. qeth_get_micros() -
  2834. card->perf_stats.inbound_do_qdio_start_time;
  2835. if (rc) {
  2836. QETH_CARD_TEXT(card, 2, "qinberr");
  2837. }
  2838. queue->next_buf_to_init = (queue->next_buf_to_init + count) %
  2839. QDIO_MAX_BUFFERS_PER_Q;
  2840. }
  2841. }
  2842. EXPORT_SYMBOL_GPL(qeth_queue_input_buffer);
  2843. static int qeth_handle_send_error(struct qeth_card *card,
  2844. struct qeth_qdio_out_buffer *buffer, unsigned int qdio_err)
  2845. {
  2846. int sbalf15 = buffer->buffer->element[15].sflags;
  2847. QETH_CARD_TEXT(card, 6, "hdsnderr");
  2848. if (card->info.type == QETH_CARD_TYPE_IQD) {
  2849. if (sbalf15 == 0) {
  2850. qdio_err = 0;
  2851. } else {
  2852. qdio_err = 1;
  2853. }
  2854. }
  2855. qeth_check_qdio_errors(card, buffer->buffer, qdio_err, "qouterr");
  2856. if (!qdio_err)
  2857. return QETH_SEND_ERROR_NONE;
  2858. if ((sbalf15 >= 15) && (sbalf15 <= 31))
  2859. return QETH_SEND_ERROR_RETRY;
  2860. QETH_CARD_TEXT(card, 1, "lnkfail");
  2861. QETH_CARD_TEXT_(card, 1, "%04x %02x",
  2862. (u16)qdio_err, (u8)sbalf15);
  2863. return QETH_SEND_ERROR_LINK_FAILURE;
  2864. }
  2865. /*
  2866. * Switched to packing state if the number of used buffers on a queue
  2867. * reaches a certain limit.
  2868. */
  2869. static void qeth_switch_to_packing_if_needed(struct qeth_qdio_out_q *queue)
  2870. {
  2871. if (!queue->do_pack) {
  2872. if (atomic_read(&queue->used_buffers)
  2873. >= QETH_HIGH_WATERMARK_PACK){
  2874. /* switch non-PACKING -> PACKING */
  2875. QETH_CARD_TEXT(queue->card, 6, "np->pack");
  2876. if (queue->card->options.performance_stats)
  2877. queue->card->perf_stats.sc_dp_p++;
  2878. queue->do_pack = 1;
  2879. }
  2880. }
  2881. }
  2882. /*
  2883. * Switches from packing to non-packing mode. If there is a packing
  2884. * buffer on the queue this buffer will be prepared to be flushed.
  2885. * In that case 1 is returned to inform the caller. If no buffer
  2886. * has to be flushed, zero is returned.
  2887. */
  2888. static int qeth_switch_to_nonpacking_if_needed(struct qeth_qdio_out_q *queue)
  2889. {
  2890. struct qeth_qdio_out_buffer *buffer;
  2891. int flush_count = 0;
  2892. if (queue->do_pack) {
  2893. if (atomic_read(&queue->used_buffers)
  2894. <= QETH_LOW_WATERMARK_PACK) {
  2895. /* switch PACKING -> non-PACKING */
  2896. QETH_CARD_TEXT(queue->card, 6, "pack->np");
  2897. if (queue->card->options.performance_stats)
  2898. queue->card->perf_stats.sc_p_dp++;
  2899. queue->do_pack = 0;
  2900. /* flush packing buffers */
  2901. buffer = queue->bufs[queue->next_buf_to_fill];
  2902. if ((atomic_read(&buffer->state) ==
  2903. QETH_QDIO_BUF_EMPTY) &&
  2904. (buffer->next_element_to_fill > 0)) {
  2905. atomic_set(&buffer->state,
  2906. QETH_QDIO_BUF_PRIMED);
  2907. flush_count++;
  2908. queue->next_buf_to_fill =
  2909. (queue->next_buf_to_fill + 1) %
  2910. QDIO_MAX_BUFFERS_PER_Q;
  2911. }
  2912. }
  2913. }
  2914. return flush_count;
  2915. }
  2916. /*
  2917. * Called to flush a packing buffer if no more pci flags are on the queue.
  2918. * Checks if there is a packing buffer and prepares it to be flushed.
  2919. * In that case returns 1, otherwise zero.
  2920. */
  2921. static int qeth_flush_buffers_on_no_pci(struct qeth_qdio_out_q *queue)
  2922. {
  2923. struct qeth_qdio_out_buffer *buffer;
  2924. buffer = queue->bufs[queue->next_buf_to_fill];
  2925. if ((atomic_read(&buffer->state) == QETH_QDIO_BUF_EMPTY) &&
  2926. (buffer->next_element_to_fill > 0)) {
  2927. /* it's a packing buffer */
  2928. atomic_set(&buffer->state, QETH_QDIO_BUF_PRIMED);
  2929. queue->next_buf_to_fill =
  2930. (queue->next_buf_to_fill + 1) % QDIO_MAX_BUFFERS_PER_Q;
  2931. return 1;
  2932. }
  2933. return 0;
  2934. }
  2935. static void qeth_flush_buffers(struct qeth_qdio_out_q *queue, int index,
  2936. int count)
  2937. {
  2938. struct qeth_qdio_out_buffer *buf;
  2939. int rc;
  2940. int i;
  2941. unsigned int qdio_flags;
  2942. for (i = index; i < index + count; ++i) {
  2943. int bidx = i % QDIO_MAX_BUFFERS_PER_Q;
  2944. buf = queue->bufs[bidx];
  2945. buf->buffer->element[buf->next_element_to_fill - 1].eflags |=
  2946. SBAL_EFLAGS_LAST_ENTRY;
  2947. if (queue->bufstates)
  2948. queue->bufstates[bidx].user = buf;
  2949. if (queue->card->info.type == QETH_CARD_TYPE_IQD)
  2950. continue;
  2951. if (!queue->do_pack) {
  2952. if ((atomic_read(&queue->used_buffers) >=
  2953. (QETH_HIGH_WATERMARK_PACK -
  2954. QETH_WATERMARK_PACK_FUZZ)) &&
  2955. !atomic_read(&queue->set_pci_flags_count)) {
  2956. /* it's likely that we'll go to packing
  2957. * mode soon */
  2958. atomic_inc(&queue->set_pci_flags_count);
  2959. buf->buffer->element[0].sflags |= SBAL_SFLAGS0_PCI_REQ;
  2960. }
  2961. } else {
  2962. if (!atomic_read(&queue->set_pci_flags_count)) {
  2963. /*
  2964. * there's no outstanding PCI any more, so we
  2965. * have to request a PCI to be sure the the PCI
  2966. * will wake at some time in the future then we
  2967. * can flush packed buffers that might still be
  2968. * hanging around, which can happen if no
  2969. * further send was requested by the stack
  2970. */
  2971. atomic_inc(&queue->set_pci_flags_count);
  2972. buf->buffer->element[0].sflags |= SBAL_SFLAGS0_PCI_REQ;
  2973. }
  2974. }
  2975. }
  2976. queue->card->dev->trans_start = jiffies;
  2977. if (queue->card->options.performance_stats) {
  2978. queue->card->perf_stats.outbound_do_qdio_cnt++;
  2979. queue->card->perf_stats.outbound_do_qdio_start_time =
  2980. qeth_get_micros();
  2981. }
  2982. qdio_flags = QDIO_FLAG_SYNC_OUTPUT;
  2983. if (atomic_read(&queue->set_pci_flags_count))
  2984. qdio_flags |= QDIO_FLAG_PCI_OUT;
  2985. rc = do_QDIO(CARD_DDEV(queue->card), qdio_flags,
  2986. queue->queue_no, index, count);
  2987. if (queue->card->options.performance_stats)
  2988. queue->card->perf_stats.outbound_do_qdio_time +=
  2989. qeth_get_micros() -
  2990. queue->card->perf_stats.outbound_do_qdio_start_time;
  2991. atomic_add(count, &queue->used_buffers);
  2992. if (rc) {
  2993. queue->card->stats.tx_errors += count;
  2994. /* ignore temporary SIGA errors without busy condition */
  2995. if (rc == -ENOBUFS)
  2996. return;
  2997. QETH_CARD_TEXT(queue->card, 2, "flushbuf");
  2998. QETH_CARD_TEXT_(queue->card, 2, " q%d", queue->queue_no);
  2999. QETH_CARD_TEXT_(queue->card, 2, " idx%d", index);
  3000. QETH_CARD_TEXT_(queue->card, 2, " c%d", count);
  3001. QETH_CARD_TEXT_(queue->card, 2, " err%d", rc);
  3002. /* this must not happen under normal circumstances. if it
  3003. * happens something is really wrong -> recover */
  3004. qeth_schedule_recovery(queue->card);
  3005. return;
  3006. }
  3007. if (queue->card->options.performance_stats)
  3008. queue->card->perf_stats.bufs_sent += count;
  3009. }
  3010. static void qeth_check_outbound_queue(struct qeth_qdio_out_q *queue)
  3011. {
  3012. int index;
  3013. int flush_cnt = 0;
  3014. int q_was_packing = 0;
  3015. /*
  3016. * check if weed have to switch to non-packing mode or if
  3017. * we have to get a pci flag out on the queue
  3018. */
  3019. if ((atomic_read(&queue->used_buffers) <= QETH_LOW_WATERMARK_PACK) ||
  3020. !atomic_read(&queue->set_pci_flags_count)) {
  3021. if (atomic_xchg(&queue->state, QETH_OUT_Q_LOCKED_FLUSH) ==
  3022. QETH_OUT_Q_UNLOCKED) {
  3023. /*
  3024. * If we get in here, there was no action in
  3025. * do_send_packet. So, we check if there is a
  3026. * packing buffer to be flushed here.
  3027. */
  3028. netif_stop_queue(queue->card->dev);
  3029. index = queue->next_buf_to_fill;
  3030. q_was_packing = queue->do_pack;
  3031. /* queue->do_pack may change */
  3032. barrier();
  3033. flush_cnt += qeth_switch_to_nonpacking_if_needed(queue);
  3034. if (!flush_cnt &&
  3035. !atomic_read(&queue->set_pci_flags_count))
  3036. flush_cnt +=
  3037. qeth_flush_buffers_on_no_pci(queue);
  3038. if (queue->card->options.performance_stats &&
  3039. q_was_packing)
  3040. queue->card->perf_stats.bufs_sent_pack +=
  3041. flush_cnt;
  3042. if (flush_cnt)
  3043. qeth_flush_buffers(queue, index, flush_cnt);
  3044. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  3045. }
  3046. }
  3047. }
  3048. void qeth_qdio_start_poll(struct ccw_device *ccwdev, int queue,
  3049. unsigned long card_ptr)
  3050. {
  3051. struct qeth_card *card = (struct qeth_card *)card_ptr;
  3052. if (card->dev && (card->dev->flags & IFF_UP))
  3053. napi_schedule(&card->napi);
  3054. }
  3055. EXPORT_SYMBOL_GPL(qeth_qdio_start_poll);
  3056. int qeth_configure_cq(struct qeth_card *card, enum qeth_cq cq)
  3057. {
  3058. int rc;
  3059. if (card->options.cq == QETH_CQ_NOTAVAILABLE) {
  3060. rc = -1;
  3061. goto out;
  3062. } else {
  3063. if (card->options.cq == cq) {
  3064. rc = 0;
  3065. goto out;
  3066. }
  3067. if (card->state != CARD_STATE_DOWN &&
  3068. card->state != CARD_STATE_RECOVER) {
  3069. rc = -1;
  3070. goto out;
  3071. }
  3072. qeth_free_qdio_buffers(card);
  3073. card->options.cq = cq;
  3074. rc = 0;
  3075. }
  3076. out:
  3077. return rc;
  3078. }
  3079. EXPORT_SYMBOL_GPL(qeth_configure_cq);
  3080. static void qeth_qdio_cq_handler(struct qeth_card *card,
  3081. unsigned int qdio_err,
  3082. unsigned int queue, int first_element, int count) {
  3083. struct qeth_qdio_q *cq = card->qdio.c_q;
  3084. int i;
  3085. int rc;
  3086. if (!qeth_is_cq(card, queue))
  3087. goto out;
  3088. QETH_CARD_TEXT_(card, 5, "qcqhe%d", first_element);
  3089. QETH_CARD_TEXT_(card, 5, "qcqhc%d", count);
  3090. QETH_CARD_TEXT_(card, 5, "qcqherr%d", qdio_err);
  3091. if (qdio_err) {
  3092. netif_stop_queue(card->dev);
  3093. qeth_schedule_recovery(card);
  3094. goto out;
  3095. }
  3096. if (card->options.performance_stats) {
  3097. card->perf_stats.cq_cnt++;
  3098. card->perf_stats.cq_start_time = qeth_get_micros();
  3099. }
  3100. for (i = first_element; i < first_element + count; ++i) {
  3101. int bidx = i % QDIO_MAX_BUFFERS_PER_Q;
  3102. struct qdio_buffer *buffer = &cq->qdio_bufs[bidx];
  3103. int e;
  3104. e = 0;
  3105. while (buffer->element[e].addr) {
  3106. unsigned long phys_aob_addr;
  3107. phys_aob_addr = (unsigned long) buffer->element[e].addr;
  3108. qeth_qdio_handle_aob(card, phys_aob_addr);
  3109. buffer->element[e].addr = NULL;
  3110. buffer->element[e].eflags = 0;
  3111. buffer->element[e].sflags = 0;
  3112. buffer->element[e].length = 0;
  3113. ++e;
  3114. }
  3115. buffer->element[15].eflags = 0;
  3116. buffer->element[15].sflags = 0;
  3117. }
  3118. rc = do_QDIO(CARD_DDEV(card), QDIO_FLAG_SYNC_INPUT, queue,
  3119. card->qdio.c_q->next_buf_to_init,
  3120. count);
  3121. if (rc) {
  3122. dev_warn(&card->gdev->dev,
  3123. "QDIO reported an error, rc=%i\n", rc);
  3124. QETH_CARD_TEXT(card, 2, "qcqherr");
  3125. }
  3126. card->qdio.c_q->next_buf_to_init = (card->qdio.c_q->next_buf_to_init
  3127. + count) % QDIO_MAX_BUFFERS_PER_Q;
  3128. netif_wake_queue(card->dev);
  3129. if (card->options.performance_stats) {
  3130. int delta_t = qeth_get_micros();
  3131. delta_t -= card->perf_stats.cq_start_time;
  3132. card->perf_stats.cq_time += delta_t;
  3133. }
  3134. out:
  3135. return;
  3136. }
  3137. void qeth_qdio_input_handler(struct ccw_device *ccwdev, unsigned int qdio_err,
  3138. unsigned int queue, int first_elem, int count,
  3139. unsigned long card_ptr)
  3140. {
  3141. struct qeth_card *card = (struct qeth_card *)card_ptr;
  3142. QETH_CARD_TEXT_(card, 2, "qihq%d", queue);
  3143. QETH_CARD_TEXT_(card, 2, "qiec%d", qdio_err);
  3144. if (qeth_is_cq(card, queue))
  3145. qeth_qdio_cq_handler(card, qdio_err, queue, first_elem, count);
  3146. else if (qdio_err)
  3147. qeth_schedule_recovery(card);
  3148. }
  3149. EXPORT_SYMBOL_GPL(qeth_qdio_input_handler);
  3150. void qeth_qdio_output_handler(struct ccw_device *ccwdev,
  3151. unsigned int qdio_error, int __queue, int first_element,
  3152. int count, unsigned long card_ptr)
  3153. {
  3154. struct qeth_card *card = (struct qeth_card *) card_ptr;
  3155. struct qeth_qdio_out_q *queue = card->qdio.out_qs[__queue];
  3156. struct qeth_qdio_out_buffer *buffer;
  3157. int i;
  3158. QETH_CARD_TEXT(card, 6, "qdouhdl");
  3159. if (qdio_error & QDIO_ERROR_FATAL) {
  3160. QETH_CARD_TEXT(card, 2, "achkcond");
  3161. netif_stop_queue(card->dev);
  3162. qeth_schedule_recovery(card);
  3163. return;
  3164. }
  3165. if (card->options.performance_stats) {
  3166. card->perf_stats.outbound_handler_cnt++;
  3167. card->perf_stats.outbound_handler_start_time =
  3168. qeth_get_micros();
  3169. }
  3170. for (i = first_element; i < (first_element + count); ++i) {
  3171. int bidx = i % QDIO_MAX_BUFFERS_PER_Q;
  3172. buffer = queue->bufs[bidx];
  3173. qeth_handle_send_error(card, buffer, qdio_error);
  3174. if (queue->bufstates &&
  3175. (queue->bufstates[bidx].flags &
  3176. QDIO_OUTBUF_STATE_FLAG_PENDING) != 0) {
  3177. WARN_ON_ONCE(card->options.cq != QETH_CQ_ENABLED);
  3178. if (atomic_cmpxchg(&buffer->state,
  3179. QETH_QDIO_BUF_PRIMED,
  3180. QETH_QDIO_BUF_PENDING) ==
  3181. QETH_QDIO_BUF_PRIMED) {
  3182. qeth_notify_skbs(queue, buffer,
  3183. TX_NOTIFY_PENDING);
  3184. }
  3185. buffer->aob = queue->bufstates[bidx].aob;
  3186. QETH_CARD_TEXT_(queue->card, 5, "pel%d", bidx);
  3187. QETH_CARD_TEXT(queue->card, 5, "aob");
  3188. QETH_CARD_TEXT_(queue->card, 5, "%lx",
  3189. virt_to_phys(buffer->aob));
  3190. if (qeth_init_qdio_out_buf(queue, bidx)) {
  3191. QETH_CARD_TEXT(card, 2, "outofbuf");
  3192. qeth_schedule_recovery(card);
  3193. }
  3194. } else {
  3195. if (card->options.cq == QETH_CQ_ENABLED) {
  3196. enum iucv_tx_notify n;
  3197. n = qeth_compute_cq_notification(
  3198. buffer->buffer->element[15].sflags, 0);
  3199. qeth_notify_skbs(queue, buffer, n);
  3200. }
  3201. qeth_clear_output_buffer(queue, buffer,
  3202. QETH_QDIO_BUF_EMPTY);
  3203. }
  3204. qeth_cleanup_handled_pending(queue, bidx, 0);
  3205. }
  3206. atomic_sub(count, &queue->used_buffers);
  3207. /* check if we need to do something on this outbound queue */
  3208. if (card->info.type != QETH_CARD_TYPE_IQD)
  3209. qeth_check_outbound_queue(queue);
  3210. netif_wake_queue(queue->card->dev);
  3211. if (card->options.performance_stats)
  3212. card->perf_stats.outbound_handler_time += qeth_get_micros() -
  3213. card->perf_stats.outbound_handler_start_time;
  3214. }
  3215. EXPORT_SYMBOL_GPL(qeth_qdio_output_handler);
  3216. int qeth_get_priority_queue(struct qeth_card *card, struct sk_buff *skb,
  3217. int ipv, int cast_type)
  3218. {
  3219. if (!ipv && (card->info.type == QETH_CARD_TYPE_OSD ||
  3220. card->info.type == QETH_CARD_TYPE_OSX))
  3221. return card->qdio.default_out_queue;
  3222. switch (card->qdio.no_out_queues) {
  3223. case 4:
  3224. if (cast_type && card->info.is_multicast_different)
  3225. return card->info.is_multicast_different &
  3226. (card->qdio.no_out_queues - 1);
  3227. if (card->qdio.do_prio_queueing && (ipv == 4)) {
  3228. const u8 tos = ip_hdr(skb)->tos;
  3229. if (card->qdio.do_prio_queueing ==
  3230. QETH_PRIO_Q_ING_TOS) {
  3231. if (tos & IP_TOS_NOTIMPORTANT)
  3232. return 3;
  3233. if (tos & IP_TOS_HIGHRELIABILITY)
  3234. return 2;
  3235. if (tos & IP_TOS_HIGHTHROUGHPUT)
  3236. return 1;
  3237. if (tos & IP_TOS_LOWDELAY)
  3238. return 0;
  3239. }
  3240. if (card->qdio.do_prio_queueing ==
  3241. QETH_PRIO_Q_ING_PREC)
  3242. return 3 - (tos >> 6);
  3243. } else if (card->qdio.do_prio_queueing && (ipv == 6)) {
  3244. /* TODO: IPv6!!! */
  3245. }
  3246. return card->qdio.default_out_queue;
  3247. case 1: /* fallthrough for single-out-queue 1920-device */
  3248. default:
  3249. return card->qdio.default_out_queue;
  3250. }
  3251. }
  3252. EXPORT_SYMBOL_GPL(qeth_get_priority_queue);
  3253. int qeth_get_elements_no(struct qeth_card *card, void *hdr,
  3254. struct sk_buff *skb, int elems)
  3255. {
  3256. int dlen = skb->len - skb->data_len;
  3257. int elements_needed = PFN_UP((unsigned long)skb->data + dlen - 1) -
  3258. PFN_DOWN((unsigned long)skb->data);
  3259. elements_needed += skb_shinfo(skb)->nr_frags;
  3260. if ((elements_needed + elems) > QETH_MAX_BUFFER_ELEMENTS(card)) {
  3261. QETH_DBF_MESSAGE(2, "Invalid size of IP packet "
  3262. "(Number=%d / Length=%d). Discarded.\n",
  3263. (elements_needed+elems), skb->len);
  3264. return 0;
  3265. }
  3266. return elements_needed;
  3267. }
  3268. EXPORT_SYMBOL_GPL(qeth_get_elements_no);
  3269. int qeth_hdr_chk_and_bounce(struct sk_buff *skb, int len)
  3270. {
  3271. int hroom, inpage, rest;
  3272. if (((unsigned long)skb->data & PAGE_MASK) !=
  3273. (((unsigned long)skb->data + len - 1) & PAGE_MASK)) {
  3274. hroom = skb_headroom(skb);
  3275. inpage = PAGE_SIZE - ((unsigned long) skb->data % PAGE_SIZE);
  3276. rest = len - inpage;
  3277. if (rest > hroom)
  3278. return 1;
  3279. memmove(skb->data - rest, skb->data, skb->len - skb->data_len);
  3280. skb->data -= rest;
  3281. QETH_DBF_MESSAGE(2, "skb bounce len: %d rest: %d\n", len, rest);
  3282. }
  3283. return 0;
  3284. }
  3285. EXPORT_SYMBOL_GPL(qeth_hdr_chk_and_bounce);
  3286. static inline void __qeth_fill_buffer(struct sk_buff *skb,
  3287. struct qdio_buffer *buffer, int is_tso, int *next_element_to_fill,
  3288. int offset)
  3289. {
  3290. int length = skb->len - skb->data_len;
  3291. int length_here;
  3292. int element;
  3293. char *data;
  3294. int first_lap, cnt;
  3295. struct skb_frag_struct *frag;
  3296. element = *next_element_to_fill;
  3297. data = skb->data;
  3298. first_lap = (is_tso == 0 ? 1 : 0);
  3299. if (offset >= 0) {
  3300. data = skb->data + offset;
  3301. length -= offset;
  3302. first_lap = 0;
  3303. }
  3304. while (length > 0) {
  3305. /* length_here is the remaining amount of data in this page */
  3306. length_here = PAGE_SIZE - ((unsigned long) data % PAGE_SIZE);
  3307. if (length < length_here)
  3308. length_here = length;
  3309. buffer->element[element].addr = data;
  3310. buffer->element[element].length = length_here;
  3311. length -= length_here;
  3312. if (!length) {
  3313. if (first_lap)
  3314. if (skb_shinfo(skb)->nr_frags)
  3315. buffer->element[element].eflags =
  3316. SBAL_EFLAGS_FIRST_FRAG;
  3317. else
  3318. buffer->element[element].eflags = 0;
  3319. else
  3320. buffer->element[element].eflags =
  3321. SBAL_EFLAGS_MIDDLE_FRAG;
  3322. } else {
  3323. if (first_lap)
  3324. buffer->element[element].eflags =
  3325. SBAL_EFLAGS_FIRST_FRAG;
  3326. else
  3327. buffer->element[element].eflags =
  3328. SBAL_EFLAGS_MIDDLE_FRAG;
  3329. }
  3330. data += length_here;
  3331. element++;
  3332. first_lap = 0;
  3333. }
  3334. for (cnt = 0; cnt < skb_shinfo(skb)->nr_frags; cnt++) {
  3335. frag = &skb_shinfo(skb)->frags[cnt];
  3336. buffer->element[element].addr = (char *)
  3337. page_to_phys(skb_frag_page(frag))
  3338. + frag->page_offset;
  3339. buffer->element[element].length = frag->size;
  3340. buffer->element[element].eflags = SBAL_EFLAGS_MIDDLE_FRAG;
  3341. element++;
  3342. }
  3343. if (buffer->element[element - 1].eflags)
  3344. buffer->element[element - 1].eflags = SBAL_EFLAGS_LAST_FRAG;
  3345. *next_element_to_fill = element;
  3346. }
  3347. static inline int qeth_fill_buffer(struct qeth_qdio_out_q *queue,
  3348. struct qeth_qdio_out_buffer *buf, struct sk_buff *skb,
  3349. struct qeth_hdr *hdr, int offset, int hd_len)
  3350. {
  3351. struct qdio_buffer *buffer;
  3352. int flush_cnt = 0, hdr_len, large_send = 0;
  3353. buffer = buf->buffer;
  3354. atomic_inc(&skb->users);
  3355. skb_queue_tail(&buf->skb_list, skb);
  3356. /*check first on TSO ....*/
  3357. if (hdr->hdr.l3.id == QETH_HEADER_TYPE_TSO) {
  3358. int element = buf->next_element_to_fill;
  3359. hdr_len = sizeof(struct qeth_hdr_tso) +
  3360. ((struct qeth_hdr_tso *)hdr)->ext.dg_hdr_len;
  3361. /*fill first buffer entry only with header information */
  3362. buffer->element[element].addr = skb->data;
  3363. buffer->element[element].length = hdr_len;
  3364. buffer->element[element].eflags = SBAL_EFLAGS_FIRST_FRAG;
  3365. buf->next_element_to_fill++;
  3366. skb->data += hdr_len;
  3367. skb->len -= hdr_len;
  3368. large_send = 1;
  3369. }
  3370. if (offset >= 0) {
  3371. int element = buf->next_element_to_fill;
  3372. buffer->element[element].addr = hdr;
  3373. buffer->element[element].length = sizeof(struct qeth_hdr) +
  3374. hd_len;
  3375. buffer->element[element].eflags = SBAL_EFLAGS_FIRST_FRAG;
  3376. buf->is_header[element] = 1;
  3377. buf->next_element_to_fill++;
  3378. }
  3379. __qeth_fill_buffer(skb, buffer, large_send,
  3380. (int *)&buf->next_element_to_fill, offset);
  3381. if (!queue->do_pack) {
  3382. QETH_CARD_TEXT(queue->card, 6, "fillbfnp");
  3383. /* set state to PRIMED -> will be flushed */
  3384. atomic_set(&buf->state, QETH_QDIO_BUF_PRIMED);
  3385. flush_cnt = 1;
  3386. } else {
  3387. QETH_CARD_TEXT(queue->card, 6, "fillbfpa");
  3388. if (queue->card->options.performance_stats)
  3389. queue->card->perf_stats.skbs_sent_pack++;
  3390. if (buf->next_element_to_fill >=
  3391. QETH_MAX_BUFFER_ELEMENTS(queue->card)) {
  3392. /*
  3393. * packed buffer if full -> set state PRIMED
  3394. * -> will be flushed
  3395. */
  3396. atomic_set(&buf->state, QETH_QDIO_BUF_PRIMED);
  3397. flush_cnt = 1;
  3398. }
  3399. }
  3400. return flush_cnt;
  3401. }
  3402. int qeth_do_send_packet_fast(struct qeth_card *card,
  3403. struct qeth_qdio_out_q *queue, struct sk_buff *skb,
  3404. struct qeth_hdr *hdr, int elements_needed,
  3405. int offset, int hd_len)
  3406. {
  3407. struct qeth_qdio_out_buffer *buffer;
  3408. int index;
  3409. /* spin until we get the queue ... */
  3410. while (atomic_cmpxchg(&queue->state, QETH_OUT_Q_UNLOCKED,
  3411. QETH_OUT_Q_LOCKED) != QETH_OUT_Q_UNLOCKED);
  3412. /* ... now we've got the queue */
  3413. index = queue->next_buf_to_fill;
  3414. buffer = queue->bufs[queue->next_buf_to_fill];
  3415. /*
  3416. * check if buffer is empty to make sure that we do not 'overtake'
  3417. * ourselves and try to fill a buffer that is already primed
  3418. */
  3419. if (atomic_read(&buffer->state) != QETH_QDIO_BUF_EMPTY)
  3420. goto out;
  3421. queue->next_buf_to_fill = (queue->next_buf_to_fill + 1) %
  3422. QDIO_MAX_BUFFERS_PER_Q;
  3423. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  3424. qeth_fill_buffer(queue, buffer, skb, hdr, offset, hd_len);
  3425. qeth_flush_buffers(queue, index, 1);
  3426. return 0;
  3427. out:
  3428. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  3429. return -EBUSY;
  3430. }
  3431. EXPORT_SYMBOL_GPL(qeth_do_send_packet_fast);
  3432. int qeth_do_send_packet(struct qeth_card *card, struct qeth_qdio_out_q *queue,
  3433. struct sk_buff *skb, struct qeth_hdr *hdr,
  3434. int elements_needed)
  3435. {
  3436. struct qeth_qdio_out_buffer *buffer;
  3437. int start_index;
  3438. int flush_count = 0;
  3439. int do_pack = 0;
  3440. int tmp;
  3441. int rc = 0;
  3442. /* spin until we get the queue ... */
  3443. while (atomic_cmpxchg(&queue->state, QETH_OUT_Q_UNLOCKED,
  3444. QETH_OUT_Q_LOCKED) != QETH_OUT_Q_UNLOCKED);
  3445. start_index = queue->next_buf_to_fill;
  3446. buffer = queue->bufs[queue->next_buf_to_fill];
  3447. /*
  3448. * check if buffer is empty to make sure that we do not 'overtake'
  3449. * ourselves and try to fill a buffer that is already primed
  3450. */
  3451. if (atomic_read(&buffer->state) != QETH_QDIO_BUF_EMPTY) {
  3452. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  3453. return -EBUSY;
  3454. }
  3455. /* check if we need to switch packing state of this queue */
  3456. qeth_switch_to_packing_if_needed(queue);
  3457. if (queue->do_pack) {
  3458. do_pack = 1;
  3459. /* does packet fit in current buffer? */
  3460. if ((QETH_MAX_BUFFER_ELEMENTS(card) -
  3461. buffer->next_element_to_fill) < elements_needed) {
  3462. /* ... no -> set state PRIMED */
  3463. atomic_set(&buffer->state, QETH_QDIO_BUF_PRIMED);
  3464. flush_count++;
  3465. queue->next_buf_to_fill =
  3466. (queue->next_buf_to_fill + 1) %
  3467. QDIO_MAX_BUFFERS_PER_Q;
  3468. buffer = queue->bufs[queue->next_buf_to_fill];
  3469. /* we did a step forward, so check buffer state
  3470. * again */
  3471. if (atomic_read(&buffer->state) !=
  3472. QETH_QDIO_BUF_EMPTY) {
  3473. qeth_flush_buffers(queue, start_index,
  3474. flush_count);
  3475. atomic_set(&queue->state,
  3476. QETH_OUT_Q_UNLOCKED);
  3477. return -EBUSY;
  3478. }
  3479. }
  3480. }
  3481. tmp = qeth_fill_buffer(queue, buffer, skb, hdr, -1, 0);
  3482. queue->next_buf_to_fill = (queue->next_buf_to_fill + tmp) %
  3483. QDIO_MAX_BUFFERS_PER_Q;
  3484. flush_count += tmp;
  3485. if (flush_count)
  3486. qeth_flush_buffers(queue, start_index, flush_count);
  3487. else if (!atomic_read(&queue->set_pci_flags_count))
  3488. atomic_xchg(&queue->state, QETH_OUT_Q_LOCKED_FLUSH);
  3489. /*
  3490. * queue->state will go from LOCKED -> UNLOCKED or from
  3491. * LOCKED_FLUSH -> LOCKED if output_handler wanted to 'notify' us
  3492. * (switch packing state or flush buffer to get another pci flag out).
  3493. * In that case we will enter this loop
  3494. */
  3495. while (atomic_dec_return(&queue->state)) {
  3496. flush_count = 0;
  3497. start_index = queue->next_buf_to_fill;
  3498. /* check if we can go back to non-packing state */
  3499. flush_count += qeth_switch_to_nonpacking_if_needed(queue);
  3500. /*
  3501. * check if we need to flush a packing buffer to get a pci
  3502. * flag out on the queue
  3503. */
  3504. if (!flush_count && !atomic_read(&queue->set_pci_flags_count))
  3505. flush_count += qeth_flush_buffers_on_no_pci(queue);
  3506. if (flush_count)
  3507. qeth_flush_buffers(queue, start_index, flush_count);
  3508. }
  3509. /* at this point the queue is UNLOCKED again */
  3510. if (queue->card->options.performance_stats && do_pack)
  3511. queue->card->perf_stats.bufs_sent_pack += flush_count;
  3512. return rc;
  3513. }
  3514. EXPORT_SYMBOL_GPL(qeth_do_send_packet);
  3515. static int qeth_setadp_promisc_mode_cb(struct qeth_card *card,
  3516. struct qeth_reply *reply, unsigned long data)
  3517. {
  3518. struct qeth_ipa_cmd *cmd;
  3519. struct qeth_ipacmd_setadpparms *setparms;
  3520. QETH_CARD_TEXT(card, 4, "prmadpcb");
  3521. cmd = (struct qeth_ipa_cmd *) data;
  3522. setparms = &(cmd->data.setadapterparms);
  3523. qeth_default_setadapterparms_cb(card, reply, (unsigned long)cmd);
  3524. if (cmd->hdr.return_code) {
  3525. QETH_CARD_TEXT_(card, 4, "prmrc%2.2x", cmd->hdr.return_code);
  3526. setparms->data.mode = SET_PROMISC_MODE_OFF;
  3527. }
  3528. card->info.promisc_mode = setparms->data.mode;
  3529. return 0;
  3530. }
  3531. void qeth_setadp_promisc_mode(struct qeth_card *card)
  3532. {
  3533. enum qeth_ipa_promisc_modes mode;
  3534. struct net_device *dev = card->dev;
  3535. struct qeth_cmd_buffer *iob;
  3536. struct qeth_ipa_cmd *cmd;
  3537. QETH_CARD_TEXT(card, 4, "setprom");
  3538. if (((dev->flags & IFF_PROMISC) &&
  3539. (card->info.promisc_mode == SET_PROMISC_MODE_ON)) ||
  3540. (!(dev->flags & IFF_PROMISC) &&
  3541. (card->info.promisc_mode == SET_PROMISC_MODE_OFF)))
  3542. return;
  3543. mode = SET_PROMISC_MODE_OFF;
  3544. if (dev->flags & IFF_PROMISC)
  3545. mode = SET_PROMISC_MODE_ON;
  3546. QETH_CARD_TEXT_(card, 4, "mode:%x", mode);
  3547. iob = qeth_get_adapter_cmd(card, IPA_SETADP_SET_PROMISC_MODE,
  3548. sizeof(struct qeth_ipacmd_setadpparms));
  3549. cmd = (struct qeth_ipa_cmd *)(iob->data + IPA_PDU_HEADER_SIZE);
  3550. cmd->data.setadapterparms.data.mode = mode;
  3551. qeth_send_ipa_cmd(card, iob, qeth_setadp_promisc_mode_cb, NULL);
  3552. }
  3553. EXPORT_SYMBOL_GPL(qeth_setadp_promisc_mode);
  3554. int qeth_change_mtu(struct net_device *dev, int new_mtu)
  3555. {
  3556. struct qeth_card *card;
  3557. char dbf_text[15];
  3558. card = dev->ml_priv;
  3559. QETH_CARD_TEXT(card, 4, "chgmtu");
  3560. sprintf(dbf_text, "%8x", new_mtu);
  3561. QETH_CARD_TEXT(card, 4, dbf_text);
  3562. if (new_mtu < 64)
  3563. return -EINVAL;
  3564. if (new_mtu > 65535)
  3565. return -EINVAL;
  3566. if ((!qeth_is_supported(card, IPA_IP_FRAGMENTATION)) &&
  3567. (!qeth_mtu_is_valid(card, new_mtu)))
  3568. return -EINVAL;
  3569. dev->mtu = new_mtu;
  3570. return 0;
  3571. }
  3572. EXPORT_SYMBOL_GPL(qeth_change_mtu);
  3573. struct net_device_stats *qeth_get_stats(struct net_device *dev)
  3574. {
  3575. struct qeth_card *card;
  3576. card = dev->ml_priv;
  3577. QETH_CARD_TEXT(card, 5, "getstat");
  3578. return &card->stats;
  3579. }
  3580. EXPORT_SYMBOL_GPL(qeth_get_stats);
  3581. static int qeth_setadpparms_change_macaddr_cb(struct qeth_card *card,
  3582. struct qeth_reply *reply, unsigned long data)
  3583. {
  3584. struct qeth_ipa_cmd *cmd;
  3585. QETH_CARD_TEXT(card, 4, "chgmaccb");
  3586. cmd = (struct qeth_ipa_cmd *) data;
  3587. if (!card->options.layer2 ||
  3588. !(card->info.mac_bits & QETH_LAYER2_MAC_READ)) {
  3589. memcpy(card->dev->dev_addr,
  3590. &cmd->data.setadapterparms.data.change_addr.addr,
  3591. OSA_ADDR_LEN);
  3592. card->info.mac_bits |= QETH_LAYER2_MAC_READ;
  3593. }
  3594. qeth_default_setadapterparms_cb(card, reply, (unsigned long) cmd);
  3595. return 0;
  3596. }
  3597. int qeth_setadpparms_change_macaddr(struct qeth_card *card)
  3598. {
  3599. int rc;
  3600. struct qeth_cmd_buffer *iob;
  3601. struct qeth_ipa_cmd *cmd;
  3602. QETH_CARD_TEXT(card, 4, "chgmac");
  3603. iob = qeth_get_adapter_cmd(card, IPA_SETADP_ALTER_MAC_ADDRESS,
  3604. sizeof(struct qeth_ipacmd_setadpparms));
  3605. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  3606. cmd->data.setadapterparms.data.change_addr.cmd = CHANGE_ADDR_READ_MAC;
  3607. cmd->data.setadapterparms.data.change_addr.addr_size = OSA_ADDR_LEN;
  3608. memcpy(&cmd->data.setadapterparms.data.change_addr.addr,
  3609. card->dev->dev_addr, OSA_ADDR_LEN);
  3610. rc = qeth_send_ipa_cmd(card, iob, qeth_setadpparms_change_macaddr_cb,
  3611. NULL);
  3612. return rc;
  3613. }
  3614. EXPORT_SYMBOL_GPL(qeth_setadpparms_change_macaddr);
  3615. static int qeth_setadpparms_set_access_ctrl_cb(struct qeth_card *card,
  3616. struct qeth_reply *reply, unsigned long data)
  3617. {
  3618. struct qeth_ipa_cmd *cmd;
  3619. struct qeth_set_access_ctrl *access_ctrl_req;
  3620. QETH_CARD_TEXT(card, 4, "setaccb");
  3621. cmd = (struct qeth_ipa_cmd *) data;
  3622. access_ctrl_req = &cmd->data.setadapterparms.data.set_access_ctrl;
  3623. QETH_DBF_TEXT_(SETUP, 2, "setaccb");
  3624. QETH_DBF_TEXT_(SETUP, 2, "%s", card->gdev->dev.kobj.name);
  3625. QETH_DBF_TEXT_(SETUP, 2, "rc=%d",
  3626. cmd->data.setadapterparms.hdr.return_code);
  3627. switch (cmd->data.setadapterparms.hdr.return_code) {
  3628. case SET_ACCESS_CTRL_RC_SUCCESS:
  3629. case SET_ACCESS_CTRL_RC_ALREADY_NOT_ISOLATED:
  3630. case SET_ACCESS_CTRL_RC_ALREADY_ISOLATED:
  3631. {
  3632. card->options.isolation = access_ctrl_req->subcmd_code;
  3633. if (card->options.isolation == ISOLATION_MODE_NONE) {
  3634. dev_info(&card->gdev->dev,
  3635. "QDIO data connection isolation is deactivated\n");
  3636. } else {
  3637. dev_info(&card->gdev->dev,
  3638. "QDIO data connection isolation is activated\n");
  3639. }
  3640. QETH_DBF_MESSAGE(3, "OK:SET_ACCESS_CTRL(%s, %d)==%d\n",
  3641. card->gdev->dev.kobj.name,
  3642. access_ctrl_req->subcmd_code,
  3643. cmd->data.setadapterparms.hdr.return_code);
  3644. break;
  3645. }
  3646. case SET_ACCESS_CTRL_RC_NOT_SUPPORTED:
  3647. {
  3648. QETH_DBF_MESSAGE(3, "ERR:SET_ACCESS_CTRL(%s,%d)==%d\n",
  3649. card->gdev->dev.kobj.name,
  3650. access_ctrl_req->subcmd_code,
  3651. cmd->data.setadapterparms.hdr.return_code);
  3652. dev_err(&card->gdev->dev, "Adapter does not "
  3653. "support QDIO data connection isolation\n");
  3654. /* ensure isolation mode is "none" */
  3655. card->options.isolation = ISOLATION_MODE_NONE;
  3656. break;
  3657. }
  3658. case SET_ACCESS_CTRL_RC_NONE_SHARED_ADAPTER:
  3659. {
  3660. QETH_DBF_MESSAGE(3, "ERR:SET_ACCESS_MODE(%s,%d)==%d\n",
  3661. card->gdev->dev.kobj.name,
  3662. access_ctrl_req->subcmd_code,
  3663. cmd->data.setadapterparms.hdr.return_code);
  3664. dev_err(&card->gdev->dev,
  3665. "Adapter is dedicated. "
  3666. "QDIO data connection isolation not supported\n");
  3667. /* ensure isolation mode is "none" */
  3668. card->options.isolation = ISOLATION_MODE_NONE;
  3669. break;
  3670. }
  3671. case SET_ACCESS_CTRL_RC_ACTIVE_CHECKSUM_OFF:
  3672. {
  3673. QETH_DBF_MESSAGE(3, "ERR:SET_ACCESS_MODE(%s,%d)==%d\n",
  3674. card->gdev->dev.kobj.name,
  3675. access_ctrl_req->subcmd_code,
  3676. cmd->data.setadapterparms.hdr.return_code);
  3677. dev_err(&card->gdev->dev,
  3678. "TSO does not permit QDIO data connection isolation\n");
  3679. /* ensure isolation mode is "none" */
  3680. card->options.isolation = ISOLATION_MODE_NONE;
  3681. break;
  3682. }
  3683. default:
  3684. {
  3685. /* this should never happen */
  3686. QETH_DBF_MESSAGE(3, "ERR:SET_ACCESS_MODE(%s,%d)==%d"
  3687. "==UNKNOWN\n",
  3688. card->gdev->dev.kobj.name,
  3689. access_ctrl_req->subcmd_code,
  3690. cmd->data.setadapterparms.hdr.return_code);
  3691. /* ensure isolation mode is "none" */
  3692. card->options.isolation = ISOLATION_MODE_NONE;
  3693. break;
  3694. }
  3695. }
  3696. qeth_default_setadapterparms_cb(card, reply, (unsigned long) cmd);
  3697. return 0;
  3698. }
  3699. static int qeth_setadpparms_set_access_ctrl(struct qeth_card *card,
  3700. enum qeth_ipa_isolation_modes isolation)
  3701. {
  3702. int rc;
  3703. struct qeth_cmd_buffer *iob;
  3704. struct qeth_ipa_cmd *cmd;
  3705. struct qeth_set_access_ctrl *access_ctrl_req;
  3706. QETH_CARD_TEXT(card, 4, "setacctl");
  3707. QETH_DBF_TEXT_(SETUP, 2, "setacctl");
  3708. QETH_DBF_TEXT_(SETUP, 2, "%s", card->gdev->dev.kobj.name);
  3709. iob = qeth_get_adapter_cmd(card, IPA_SETADP_SET_ACCESS_CONTROL,
  3710. sizeof(struct qeth_ipacmd_setadpparms_hdr) +
  3711. sizeof(struct qeth_set_access_ctrl));
  3712. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  3713. access_ctrl_req = &cmd->data.setadapterparms.data.set_access_ctrl;
  3714. access_ctrl_req->subcmd_code = isolation;
  3715. rc = qeth_send_ipa_cmd(card, iob, qeth_setadpparms_set_access_ctrl_cb,
  3716. NULL);
  3717. QETH_DBF_TEXT_(SETUP, 2, "rc=%d", rc);
  3718. return rc;
  3719. }
  3720. int qeth_set_access_ctrl_online(struct qeth_card *card)
  3721. {
  3722. int rc = 0;
  3723. QETH_CARD_TEXT(card, 4, "setactlo");
  3724. if ((card->info.type == QETH_CARD_TYPE_OSD ||
  3725. card->info.type == QETH_CARD_TYPE_OSX) &&
  3726. qeth_adp_supported(card, IPA_SETADP_SET_ACCESS_CONTROL)) {
  3727. rc = qeth_setadpparms_set_access_ctrl(card,
  3728. card->options.isolation);
  3729. if (rc) {
  3730. QETH_DBF_MESSAGE(3,
  3731. "IPA(SET_ACCESS_CTRL,%s,%d) sent failed\n",
  3732. card->gdev->dev.kobj.name,
  3733. rc);
  3734. }
  3735. } else if (card->options.isolation != ISOLATION_MODE_NONE) {
  3736. card->options.isolation = ISOLATION_MODE_NONE;
  3737. dev_err(&card->gdev->dev, "Adapter does not "
  3738. "support QDIO data connection isolation\n");
  3739. rc = -EOPNOTSUPP;
  3740. }
  3741. return rc;
  3742. }
  3743. EXPORT_SYMBOL_GPL(qeth_set_access_ctrl_online);
  3744. void qeth_tx_timeout(struct net_device *dev)
  3745. {
  3746. struct qeth_card *card;
  3747. card = dev->ml_priv;
  3748. QETH_CARD_TEXT(card, 4, "txtimeo");
  3749. card->stats.tx_errors++;
  3750. qeth_schedule_recovery(card);
  3751. }
  3752. EXPORT_SYMBOL_GPL(qeth_tx_timeout);
  3753. int qeth_mdio_read(struct net_device *dev, int phy_id, int regnum)
  3754. {
  3755. struct qeth_card *card = dev->ml_priv;
  3756. int rc = 0;
  3757. switch (regnum) {
  3758. case MII_BMCR: /* Basic mode control register */
  3759. rc = BMCR_FULLDPLX;
  3760. if ((card->info.link_type != QETH_LINK_TYPE_GBIT_ETH) &&
  3761. (card->info.link_type != QETH_LINK_TYPE_OSN) &&
  3762. (card->info.link_type != QETH_LINK_TYPE_10GBIT_ETH))
  3763. rc |= BMCR_SPEED100;
  3764. break;
  3765. case MII_BMSR: /* Basic mode status register */
  3766. rc = BMSR_ERCAP | BMSR_ANEGCOMPLETE | BMSR_LSTATUS |
  3767. BMSR_10HALF | BMSR_10FULL | BMSR_100HALF | BMSR_100FULL |
  3768. BMSR_100BASE4;
  3769. break;
  3770. case MII_PHYSID1: /* PHYS ID 1 */
  3771. rc = (dev->dev_addr[0] << 16) | (dev->dev_addr[1] << 8) |
  3772. dev->dev_addr[2];
  3773. rc = (rc >> 5) & 0xFFFF;
  3774. break;
  3775. case MII_PHYSID2: /* PHYS ID 2 */
  3776. rc = (dev->dev_addr[2] << 10) & 0xFFFF;
  3777. break;
  3778. case MII_ADVERTISE: /* Advertisement control reg */
  3779. rc = ADVERTISE_ALL;
  3780. break;
  3781. case MII_LPA: /* Link partner ability reg */
  3782. rc = LPA_10HALF | LPA_10FULL | LPA_100HALF | LPA_100FULL |
  3783. LPA_100BASE4 | LPA_LPACK;
  3784. break;
  3785. case MII_EXPANSION: /* Expansion register */
  3786. break;
  3787. case MII_DCOUNTER: /* disconnect counter */
  3788. break;
  3789. case MII_FCSCOUNTER: /* false carrier counter */
  3790. break;
  3791. case MII_NWAYTEST: /* N-way auto-neg test register */
  3792. break;
  3793. case MII_RERRCOUNTER: /* rx error counter */
  3794. rc = card->stats.rx_errors;
  3795. break;
  3796. case MII_SREVISION: /* silicon revision */
  3797. break;
  3798. case MII_RESV1: /* reserved 1 */
  3799. break;
  3800. case MII_LBRERROR: /* loopback, rx, bypass error */
  3801. break;
  3802. case MII_PHYADDR: /* physical address */
  3803. break;
  3804. case MII_RESV2: /* reserved 2 */
  3805. break;
  3806. case MII_TPISTATUS: /* TPI status for 10mbps */
  3807. break;
  3808. case MII_NCONFIG: /* network interface config */
  3809. break;
  3810. default:
  3811. break;
  3812. }
  3813. return rc;
  3814. }
  3815. EXPORT_SYMBOL_GPL(qeth_mdio_read);
  3816. static int qeth_send_ipa_snmp_cmd(struct qeth_card *card,
  3817. struct qeth_cmd_buffer *iob, int len,
  3818. int (*reply_cb)(struct qeth_card *, struct qeth_reply *,
  3819. unsigned long),
  3820. void *reply_param)
  3821. {
  3822. u16 s1, s2;
  3823. QETH_CARD_TEXT(card, 4, "sendsnmp");
  3824. memcpy(iob->data, IPA_PDU_HEADER, IPA_PDU_HEADER_SIZE);
  3825. memcpy(QETH_IPA_CMD_DEST_ADDR(iob->data),
  3826. &card->token.ulp_connection_r, QETH_MPC_TOKEN_LENGTH);
  3827. /* adjust PDU length fields in IPA_PDU_HEADER */
  3828. s1 = (u32) IPA_PDU_HEADER_SIZE + len;
  3829. s2 = (u32) len;
  3830. memcpy(QETH_IPA_PDU_LEN_TOTAL(iob->data), &s1, 2);
  3831. memcpy(QETH_IPA_PDU_LEN_PDU1(iob->data), &s2, 2);
  3832. memcpy(QETH_IPA_PDU_LEN_PDU2(iob->data), &s2, 2);
  3833. memcpy(QETH_IPA_PDU_LEN_PDU3(iob->data), &s2, 2);
  3834. return qeth_send_control_data(card, IPA_PDU_HEADER_SIZE + len, iob,
  3835. reply_cb, reply_param);
  3836. }
  3837. static int qeth_snmp_command_cb(struct qeth_card *card,
  3838. struct qeth_reply *reply, unsigned long sdata)
  3839. {
  3840. struct qeth_ipa_cmd *cmd;
  3841. struct qeth_arp_query_info *qinfo;
  3842. struct qeth_snmp_cmd *snmp;
  3843. unsigned char *data;
  3844. __u16 data_len;
  3845. QETH_CARD_TEXT(card, 3, "snpcmdcb");
  3846. cmd = (struct qeth_ipa_cmd *) sdata;
  3847. data = (unsigned char *)((char *)cmd - reply->offset);
  3848. qinfo = (struct qeth_arp_query_info *) reply->param;
  3849. snmp = &cmd->data.setadapterparms.data.snmp;
  3850. if (cmd->hdr.return_code) {
  3851. QETH_CARD_TEXT_(card, 4, "scer1%i", cmd->hdr.return_code);
  3852. return 0;
  3853. }
  3854. if (cmd->data.setadapterparms.hdr.return_code) {
  3855. cmd->hdr.return_code =
  3856. cmd->data.setadapterparms.hdr.return_code;
  3857. QETH_CARD_TEXT_(card, 4, "scer2%i", cmd->hdr.return_code);
  3858. return 0;
  3859. }
  3860. data_len = *((__u16 *)QETH_IPA_PDU_LEN_PDU1(data));
  3861. if (cmd->data.setadapterparms.hdr.seq_no == 1)
  3862. data_len -= (__u16)((char *)&snmp->data - (char *)cmd);
  3863. else
  3864. data_len -= (__u16)((char *)&snmp->request - (char *)cmd);
  3865. /* check if there is enough room in userspace */
  3866. if ((qinfo->udata_len - qinfo->udata_offset) < data_len) {
  3867. QETH_CARD_TEXT_(card, 4, "scer3%i", -ENOMEM);
  3868. cmd->hdr.return_code = IPA_RC_ENOMEM;
  3869. return 0;
  3870. }
  3871. QETH_CARD_TEXT_(card, 4, "snore%i",
  3872. cmd->data.setadapterparms.hdr.used_total);
  3873. QETH_CARD_TEXT_(card, 4, "sseqn%i",
  3874. cmd->data.setadapterparms.hdr.seq_no);
  3875. /*copy entries to user buffer*/
  3876. if (cmd->data.setadapterparms.hdr.seq_no == 1) {
  3877. memcpy(qinfo->udata + qinfo->udata_offset,
  3878. (char *)snmp,
  3879. data_len + offsetof(struct qeth_snmp_cmd, data));
  3880. qinfo->udata_offset += offsetof(struct qeth_snmp_cmd, data);
  3881. } else {
  3882. memcpy(qinfo->udata + qinfo->udata_offset,
  3883. (char *)&snmp->request, data_len);
  3884. }
  3885. qinfo->udata_offset += data_len;
  3886. /* check if all replies received ... */
  3887. QETH_CARD_TEXT_(card, 4, "srtot%i",
  3888. cmd->data.setadapterparms.hdr.used_total);
  3889. QETH_CARD_TEXT_(card, 4, "srseq%i",
  3890. cmd->data.setadapterparms.hdr.seq_no);
  3891. if (cmd->data.setadapterparms.hdr.seq_no <
  3892. cmd->data.setadapterparms.hdr.used_total)
  3893. return 1;
  3894. return 0;
  3895. }
  3896. int qeth_snmp_command(struct qeth_card *card, char __user *udata)
  3897. {
  3898. struct qeth_cmd_buffer *iob;
  3899. struct qeth_ipa_cmd *cmd;
  3900. struct qeth_snmp_ureq *ureq;
  3901. int req_len;
  3902. struct qeth_arp_query_info qinfo = {0, };
  3903. int rc = 0;
  3904. QETH_CARD_TEXT(card, 3, "snmpcmd");
  3905. if (card->info.guestlan)
  3906. return -EOPNOTSUPP;
  3907. if ((!qeth_adp_supported(card, IPA_SETADP_SET_SNMP_CONTROL)) &&
  3908. (!card->options.layer2)) {
  3909. return -EOPNOTSUPP;
  3910. }
  3911. /* skip 4 bytes (data_len struct member) to get req_len */
  3912. if (copy_from_user(&req_len, udata + sizeof(int), sizeof(int)))
  3913. return -EFAULT;
  3914. ureq = memdup_user(udata, req_len + sizeof(struct qeth_snmp_ureq_hdr));
  3915. if (IS_ERR(ureq)) {
  3916. QETH_CARD_TEXT(card, 2, "snmpnome");
  3917. return PTR_ERR(ureq);
  3918. }
  3919. qinfo.udata_len = ureq->hdr.data_len;
  3920. qinfo.udata = kzalloc(qinfo.udata_len, GFP_KERNEL);
  3921. if (!qinfo.udata) {
  3922. kfree(ureq);
  3923. return -ENOMEM;
  3924. }
  3925. qinfo.udata_offset = sizeof(struct qeth_snmp_ureq_hdr);
  3926. iob = qeth_get_adapter_cmd(card, IPA_SETADP_SET_SNMP_CONTROL,
  3927. QETH_SNMP_SETADP_CMDLENGTH + req_len);
  3928. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  3929. memcpy(&cmd->data.setadapterparms.data.snmp, &ureq->cmd, req_len);
  3930. rc = qeth_send_ipa_snmp_cmd(card, iob, QETH_SETADP_BASE_LEN + req_len,
  3931. qeth_snmp_command_cb, (void *)&qinfo);
  3932. if (rc)
  3933. QETH_DBF_MESSAGE(2, "SNMP command failed on %s: (0x%x)\n",
  3934. QETH_CARD_IFNAME(card), rc);
  3935. else {
  3936. if (copy_to_user(udata, qinfo.udata, qinfo.udata_len))
  3937. rc = -EFAULT;
  3938. }
  3939. kfree(ureq);
  3940. kfree(qinfo.udata);
  3941. return rc;
  3942. }
  3943. EXPORT_SYMBOL_GPL(qeth_snmp_command);
  3944. static int qeth_setadpparms_query_oat_cb(struct qeth_card *card,
  3945. struct qeth_reply *reply, unsigned long data)
  3946. {
  3947. struct qeth_ipa_cmd *cmd;
  3948. struct qeth_qoat_priv *priv;
  3949. char *resdata;
  3950. int resdatalen;
  3951. QETH_CARD_TEXT(card, 3, "qoatcb");
  3952. cmd = (struct qeth_ipa_cmd *)data;
  3953. priv = (struct qeth_qoat_priv *)reply->param;
  3954. resdatalen = cmd->data.setadapterparms.hdr.cmdlength;
  3955. resdata = (char *)data + 28;
  3956. if (resdatalen > (priv->buffer_len - priv->response_len)) {
  3957. cmd->hdr.return_code = IPA_RC_FFFF;
  3958. return 0;
  3959. }
  3960. memcpy((priv->buffer + priv->response_len), resdata,
  3961. resdatalen);
  3962. priv->response_len += resdatalen;
  3963. if (cmd->data.setadapterparms.hdr.seq_no <
  3964. cmd->data.setadapterparms.hdr.used_total)
  3965. return 1;
  3966. return 0;
  3967. }
  3968. int qeth_query_oat_command(struct qeth_card *card, char __user *udata)
  3969. {
  3970. int rc = 0;
  3971. struct qeth_cmd_buffer *iob;
  3972. struct qeth_ipa_cmd *cmd;
  3973. struct qeth_query_oat *oat_req;
  3974. struct qeth_query_oat_data oat_data;
  3975. struct qeth_qoat_priv priv;
  3976. void __user *tmp;
  3977. QETH_CARD_TEXT(card, 3, "qoatcmd");
  3978. if (!qeth_adp_supported(card, IPA_SETADP_QUERY_OAT)) {
  3979. rc = -EOPNOTSUPP;
  3980. goto out;
  3981. }
  3982. if (copy_from_user(&oat_data, udata,
  3983. sizeof(struct qeth_query_oat_data))) {
  3984. rc = -EFAULT;
  3985. goto out;
  3986. }
  3987. priv.buffer_len = oat_data.buffer_len;
  3988. priv.response_len = 0;
  3989. priv.buffer = kzalloc(oat_data.buffer_len, GFP_KERNEL);
  3990. if (!priv.buffer) {
  3991. rc = -ENOMEM;
  3992. goto out;
  3993. }
  3994. iob = qeth_get_adapter_cmd(card, IPA_SETADP_QUERY_OAT,
  3995. sizeof(struct qeth_ipacmd_setadpparms_hdr) +
  3996. sizeof(struct qeth_query_oat));
  3997. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  3998. oat_req = &cmd->data.setadapterparms.data.query_oat;
  3999. oat_req->subcmd_code = oat_data.command;
  4000. rc = qeth_send_ipa_cmd(card, iob, qeth_setadpparms_query_oat_cb,
  4001. &priv);
  4002. if (!rc) {
  4003. if (is_compat_task())
  4004. tmp = compat_ptr(oat_data.ptr);
  4005. else
  4006. tmp = (void __user *)(unsigned long)oat_data.ptr;
  4007. if (copy_to_user(tmp, priv.buffer,
  4008. priv.response_len)) {
  4009. rc = -EFAULT;
  4010. goto out_free;
  4011. }
  4012. oat_data.response_len = priv.response_len;
  4013. if (copy_to_user(udata, &oat_data,
  4014. sizeof(struct qeth_query_oat_data)))
  4015. rc = -EFAULT;
  4016. } else
  4017. if (rc == IPA_RC_FFFF)
  4018. rc = -EFAULT;
  4019. out_free:
  4020. kfree(priv.buffer);
  4021. out:
  4022. return rc;
  4023. }
  4024. EXPORT_SYMBOL_GPL(qeth_query_oat_command);
  4025. static inline int qeth_get_qdio_q_format(struct qeth_card *card)
  4026. {
  4027. switch (card->info.type) {
  4028. case QETH_CARD_TYPE_IQD:
  4029. return 2;
  4030. default:
  4031. return 0;
  4032. }
  4033. }
  4034. static void qeth_determine_capabilities(struct qeth_card *card)
  4035. {
  4036. int rc;
  4037. int length;
  4038. char *prcd;
  4039. struct ccw_device *ddev;
  4040. int ddev_offline = 0;
  4041. QETH_DBF_TEXT(SETUP, 2, "detcapab");
  4042. ddev = CARD_DDEV(card);
  4043. if (!ddev->online) {
  4044. ddev_offline = 1;
  4045. rc = ccw_device_set_online(ddev);
  4046. if (rc) {
  4047. QETH_DBF_TEXT_(SETUP, 2, "3err%d", rc);
  4048. goto out;
  4049. }
  4050. }
  4051. rc = qeth_read_conf_data(card, (void **) &prcd, &length);
  4052. if (rc) {
  4053. QETH_DBF_MESSAGE(2, "%s qeth_read_conf_data returned %i\n",
  4054. dev_name(&card->gdev->dev), rc);
  4055. QETH_DBF_TEXT_(SETUP, 2, "5err%d", rc);
  4056. goto out_offline;
  4057. }
  4058. qeth_configure_unitaddr(card, prcd);
  4059. if (ddev_offline)
  4060. qeth_configure_blkt_default(card, prcd);
  4061. kfree(prcd);
  4062. rc = qdio_get_ssqd_desc(ddev, &card->ssqd);
  4063. if (rc)
  4064. QETH_DBF_TEXT_(SETUP, 2, "6err%d", rc);
  4065. QETH_DBF_TEXT_(SETUP, 2, "qfmt%d", card->ssqd.qfmt);
  4066. QETH_DBF_TEXT_(SETUP, 2, "%d", card->ssqd.qdioac1);
  4067. QETH_DBF_TEXT_(SETUP, 2, "%d", card->ssqd.qdioac3);
  4068. QETH_DBF_TEXT_(SETUP, 2, "icnt%d", card->ssqd.icnt);
  4069. if (!((card->ssqd.qfmt != QDIO_IQDIO_QFMT) ||
  4070. ((card->ssqd.qdioac1 & CHSC_AC1_INITIATE_INPUTQ) == 0) ||
  4071. ((card->ssqd.qdioac3 & CHSC_AC3_FORMAT2_CQ_AVAILABLE) == 0))) {
  4072. dev_info(&card->gdev->dev,
  4073. "Completion Queueing supported\n");
  4074. } else {
  4075. card->options.cq = QETH_CQ_NOTAVAILABLE;
  4076. }
  4077. out_offline:
  4078. if (ddev_offline == 1)
  4079. ccw_device_set_offline(ddev);
  4080. out:
  4081. return;
  4082. }
  4083. static inline void qeth_qdio_establish_cq(struct qeth_card *card,
  4084. struct qdio_buffer **in_sbal_ptrs,
  4085. void (**queue_start_poll) (struct ccw_device *, int, unsigned long)) {
  4086. int i;
  4087. if (card->options.cq == QETH_CQ_ENABLED) {
  4088. int offset = QDIO_MAX_BUFFERS_PER_Q *
  4089. (card->qdio.no_in_queues - 1);
  4090. i = QDIO_MAX_BUFFERS_PER_Q * (card->qdio.no_in_queues - 1);
  4091. for (i = 0; i < QDIO_MAX_BUFFERS_PER_Q; ++i) {
  4092. in_sbal_ptrs[offset + i] = (struct qdio_buffer *)
  4093. virt_to_phys(card->qdio.c_q->bufs[i].buffer);
  4094. }
  4095. queue_start_poll[card->qdio.no_in_queues - 1] = NULL;
  4096. }
  4097. }
  4098. static int qeth_qdio_establish(struct qeth_card *card)
  4099. {
  4100. struct qdio_initialize init_data;
  4101. char *qib_param_field;
  4102. struct qdio_buffer **in_sbal_ptrs;
  4103. void (**queue_start_poll) (struct ccw_device *, int, unsigned long);
  4104. struct qdio_buffer **out_sbal_ptrs;
  4105. int i, j, k;
  4106. int rc = 0;
  4107. QETH_DBF_TEXT(SETUP, 2, "qdioest");
  4108. qib_param_field = kzalloc(QDIO_MAX_BUFFERS_PER_Q * sizeof(char),
  4109. GFP_KERNEL);
  4110. if (!qib_param_field) {
  4111. rc = -ENOMEM;
  4112. goto out_free_nothing;
  4113. }
  4114. qeth_create_qib_param_field(card, qib_param_field);
  4115. qeth_create_qib_param_field_blkt(card, qib_param_field);
  4116. in_sbal_ptrs = kzalloc(card->qdio.no_in_queues *
  4117. QDIO_MAX_BUFFERS_PER_Q * sizeof(void *),
  4118. GFP_KERNEL);
  4119. if (!in_sbal_ptrs) {
  4120. rc = -ENOMEM;
  4121. goto out_free_qib_param;
  4122. }
  4123. for (i = 0; i < QDIO_MAX_BUFFERS_PER_Q; ++i) {
  4124. in_sbal_ptrs[i] = (struct qdio_buffer *)
  4125. virt_to_phys(card->qdio.in_q->bufs[i].buffer);
  4126. }
  4127. queue_start_poll = kzalloc(sizeof(void *) * card->qdio.no_in_queues,
  4128. GFP_KERNEL);
  4129. if (!queue_start_poll) {
  4130. rc = -ENOMEM;
  4131. goto out_free_in_sbals;
  4132. }
  4133. for (i = 0; i < card->qdio.no_in_queues; ++i)
  4134. queue_start_poll[i] = card->discipline->start_poll;
  4135. qeth_qdio_establish_cq(card, in_sbal_ptrs, queue_start_poll);
  4136. out_sbal_ptrs =
  4137. kzalloc(card->qdio.no_out_queues * QDIO_MAX_BUFFERS_PER_Q *
  4138. sizeof(void *), GFP_KERNEL);
  4139. if (!out_sbal_ptrs) {
  4140. rc = -ENOMEM;
  4141. goto out_free_queue_start_poll;
  4142. }
  4143. for (i = 0, k = 0; i < card->qdio.no_out_queues; ++i)
  4144. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j, ++k) {
  4145. out_sbal_ptrs[k] = (struct qdio_buffer *)virt_to_phys(
  4146. card->qdio.out_qs[i]->bufs[j]->buffer);
  4147. }
  4148. memset(&init_data, 0, sizeof(struct qdio_initialize));
  4149. init_data.cdev = CARD_DDEV(card);
  4150. init_data.q_format = qeth_get_qdio_q_format(card);
  4151. init_data.qib_param_field_format = 0;
  4152. init_data.qib_param_field = qib_param_field;
  4153. init_data.no_input_qs = card->qdio.no_in_queues;
  4154. init_data.no_output_qs = card->qdio.no_out_queues;
  4155. init_data.input_handler = card->discipline->input_handler;
  4156. init_data.output_handler = card->discipline->output_handler;
  4157. init_data.queue_start_poll_array = queue_start_poll;
  4158. init_data.int_parm = (unsigned long) card;
  4159. init_data.input_sbal_addr_array = (void **) in_sbal_ptrs;
  4160. init_data.output_sbal_addr_array = (void **) out_sbal_ptrs;
  4161. init_data.output_sbal_state_array = card->qdio.out_bufstates;
  4162. init_data.scan_threshold =
  4163. (card->info.type == QETH_CARD_TYPE_IQD) ? 8 : 32;
  4164. if (atomic_cmpxchg(&card->qdio.state, QETH_QDIO_ALLOCATED,
  4165. QETH_QDIO_ESTABLISHED) == QETH_QDIO_ALLOCATED) {
  4166. rc = qdio_allocate(&init_data);
  4167. if (rc) {
  4168. atomic_set(&card->qdio.state, QETH_QDIO_ALLOCATED);
  4169. goto out;
  4170. }
  4171. rc = qdio_establish(&init_data);
  4172. if (rc) {
  4173. atomic_set(&card->qdio.state, QETH_QDIO_ALLOCATED);
  4174. qdio_free(CARD_DDEV(card));
  4175. }
  4176. }
  4177. switch (card->options.cq) {
  4178. case QETH_CQ_ENABLED:
  4179. dev_info(&card->gdev->dev, "Completion Queue support enabled");
  4180. break;
  4181. case QETH_CQ_DISABLED:
  4182. dev_info(&card->gdev->dev, "Completion Queue support disabled");
  4183. break;
  4184. default:
  4185. break;
  4186. }
  4187. out:
  4188. kfree(out_sbal_ptrs);
  4189. out_free_queue_start_poll:
  4190. kfree(queue_start_poll);
  4191. out_free_in_sbals:
  4192. kfree(in_sbal_ptrs);
  4193. out_free_qib_param:
  4194. kfree(qib_param_field);
  4195. out_free_nothing:
  4196. return rc;
  4197. }
  4198. static void qeth_core_free_card(struct qeth_card *card)
  4199. {
  4200. QETH_DBF_TEXT(SETUP, 2, "freecrd");
  4201. QETH_DBF_HEX(SETUP, 2, &card, sizeof(void *));
  4202. qeth_clean_channel(&card->read);
  4203. qeth_clean_channel(&card->write);
  4204. if (card->dev)
  4205. free_netdev(card->dev);
  4206. kfree(card->ip_tbd_list);
  4207. qeth_free_qdio_buffers(card);
  4208. unregister_service_level(&card->qeth_service_level);
  4209. kfree(card);
  4210. }
  4211. void qeth_trace_features(struct qeth_card *card)
  4212. {
  4213. QETH_CARD_TEXT(card, 2, "features");
  4214. QETH_CARD_TEXT_(card, 2, "%x", card->options.ipa4.supported_funcs);
  4215. QETH_CARD_TEXT_(card, 2, "%x", card->options.ipa4.enabled_funcs);
  4216. QETH_CARD_TEXT_(card, 2, "%x", card->options.ipa6.supported_funcs);
  4217. QETH_CARD_TEXT_(card, 2, "%x", card->options.ipa6.enabled_funcs);
  4218. QETH_CARD_TEXT_(card, 2, "%x", card->options.adp.supported_funcs);
  4219. QETH_CARD_TEXT_(card, 2, "%x", card->options.adp.enabled_funcs);
  4220. QETH_CARD_TEXT_(card, 2, "%x", card->info.diagass_support);
  4221. }
  4222. EXPORT_SYMBOL_GPL(qeth_trace_features);
  4223. static struct ccw_device_id qeth_ids[] = {
  4224. {CCW_DEVICE_DEVTYPE(0x1731, 0x01, 0x1732, 0x01),
  4225. .driver_info = QETH_CARD_TYPE_OSD},
  4226. {CCW_DEVICE_DEVTYPE(0x1731, 0x05, 0x1732, 0x05),
  4227. .driver_info = QETH_CARD_TYPE_IQD},
  4228. {CCW_DEVICE_DEVTYPE(0x1731, 0x06, 0x1732, 0x06),
  4229. .driver_info = QETH_CARD_TYPE_OSN},
  4230. {CCW_DEVICE_DEVTYPE(0x1731, 0x02, 0x1732, 0x03),
  4231. .driver_info = QETH_CARD_TYPE_OSM},
  4232. {CCW_DEVICE_DEVTYPE(0x1731, 0x02, 0x1732, 0x02),
  4233. .driver_info = QETH_CARD_TYPE_OSX},
  4234. {},
  4235. };
  4236. MODULE_DEVICE_TABLE(ccw, qeth_ids);
  4237. static struct ccw_driver qeth_ccw_driver = {
  4238. .driver = {
  4239. .owner = THIS_MODULE,
  4240. .name = "qeth",
  4241. },
  4242. .ids = qeth_ids,
  4243. .probe = ccwgroup_probe_ccwdev,
  4244. .remove = ccwgroup_remove_ccwdev,
  4245. };
  4246. int qeth_core_hardsetup_card(struct qeth_card *card)
  4247. {
  4248. int retries = 0;
  4249. int rc;
  4250. QETH_DBF_TEXT(SETUP, 2, "hrdsetup");
  4251. atomic_set(&card->force_alloc_skb, 0);
  4252. qeth_update_from_chp_desc(card);
  4253. retry:
  4254. if (retries)
  4255. QETH_DBF_MESSAGE(2, "%s Retrying to do IDX activates.\n",
  4256. dev_name(&card->gdev->dev));
  4257. ccw_device_set_offline(CARD_DDEV(card));
  4258. ccw_device_set_offline(CARD_WDEV(card));
  4259. ccw_device_set_offline(CARD_RDEV(card));
  4260. rc = ccw_device_set_online(CARD_RDEV(card));
  4261. if (rc)
  4262. goto retriable;
  4263. rc = ccw_device_set_online(CARD_WDEV(card));
  4264. if (rc)
  4265. goto retriable;
  4266. rc = ccw_device_set_online(CARD_DDEV(card));
  4267. if (rc)
  4268. goto retriable;
  4269. rc = qeth_qdio_clear_card(card, card->info.type != QETH_CARD_TYPE_IQD);
  4270. retriable:
  4271. if (rc == -ERESTARTSYS) {
  4272. QETH_DBF_TEXT(SETUP, 2, "break1");
  4273. return rc;
  4274. } else if (rc) {
  4275. QETH_DBF_TEXT_(SETUP, 2, "1err%d", rc);
  4276. if (++retries > 3)
  4277. goto out;
  4278. else
  4279. goto retry;
  4280. }
  4281. qeth_determine_capabilities(card);
  4282. qeth_init_tokens(card);
  4283. qeth_init_func_level(card);
  4284. rc = qeth_idx_activate_channel(&card->read, qeth_idx_read_cb);
  4285. if (rc == -ERESTARTSYS) {
  4286. QETH_DBF_TEXT(SETUP, 2, "break2");
  4287. return rc;
  4288. } else if (rc) {
  4289. QETH_DBF_TEXT_(SETUP, 2, "3err%d", rc);
  4290. if (--retries < 0)
  4291. goto out;
  4292. else
  4293. goto retry;
  4294. }
  4295. rc = qeth_idx_activate_channel(&card->write, qeth_idx_write_cb);
  4296. if (rc == -ERESTARTSYS) {
  4297. QETH_DBF_TEXT(SETUP, 2, "break3");
  4298. return rc;
  4299. } else if (rc) {
  4300. QETH_DBF_TEXT_(SETUP, 2, "4err%d", rc);
  4301. if (--retries < 0)
  4302. goto out;
  4303. else
  4304. goto retry;
  4305. }
  4306. card->read_or_write_problem = 0;
  4307. rc = qeth_mpc_initialize(card);
  4308. if (rc) {
  4309. QETH_DBF_TEXT_(SETUP, 2, "5err%d", rc);
  4310. goto out;
  4311. }
  4312. card->options.ipa4.supported_funcs = 0;
  4313. card->options.adp.supported_funcs = 0;
  4314. card->info.diagass_support = 0;
  4315. qeth_query_ipassists(card, QETH_PROT_IPV4);
  4316. if (qeth_is_supported(card, IPA_SETADAPTERPARMS))
  4317. qeth_query_setadapterparms(card);
  4318. if (qeth_adp_supported(card, IPA_SETADP_SET_DIAG_ASSIST))
  4319. qeth_query_setdiagass(card);
  4320. return 0;
  4321. out:
  4322. dev_warn(&card->gdev->dev, "The qeth device driver failed to recover "
  4323. "an error on the device\n");
  4324. QETH_DBF_MESSAGE(2, "%s Initialization in hardsetup failed! rc=%d\n",
  4325. dev_name(&card->gdev->dev), rc);
  4326. return rc;
  4327. }
  4328. EXPORT_SYMBOL_GPL(qeth_core_hardsetup_card);
  4329. static inline int qeth_create_skb_frag(struct qeth_qdio_buffer *qethbuffer,
  4330. struct qdio_buffer_element *element,
  4331. struct sk_buff **pskb, int offset, int *pfrag, int data_len)
  4332. {
  4333. struct page *page = virt_to_page(element->addr);
  4334. if (*pskb == NULL) {
  4335. if (qethbuffer->rx_skb) {
  4336. /* only if qeth_card.options.cq == QETH_CQ_ENABLED */
  4337. *pskb = qethbuffer->rx_skb;
  4338. qethbuffer->rx_skb = NULL;
  4339. } else {
  4340. *pskb = dev_alloc_skb(QETH_RX_PULL_LEN + ETH_HLEN);
  4341. if (!(*pskb))
  4342. return -ENOMEM;
  4343. }
  4344. skb_reserve(*pskb, ETH_HLEN);
  4345. if (data_len <= QETH_RX_PULL_LEN) {
  4346. memcpy(skb_put(*pskb, data_len), element->addr + offset,
  4347. data_len);
  4348. } else {
  4349. get_page(page);
  4350. memcpy(skb_put(*pskb, QETH_RX_PULL_LEN),
  4351. element->addr + offset, QETH_RX_PULL_LEN);
  4352. skb_fill_page_desc(*pskb, *pfrag, page,
  4353. offset + QETH_RX_PULL_LEN,
  4354. data_len - QETH_RX_PULL_LEN);
  4355. (*pskb)->data_len += data_len - QETH_RX_PULL_LEN;
  4356. (*pskb)->len += data_len - QETH_RX_PULL_LEN;
  4357. (*pskb)->truesize += data_len - QETH_RX_PULL_LEN;
  4358. (*pfrag)++;
  4359. }
  4360. } else {
  4361. get_page(page);
  4362. skb_fill_page_desc(*pskb, *pfrag, page, offset, data_len);
  4363. (*pskb)->data_len += data_len;
  4364. (*pskb)->len += data_len;
  4365. (*pskb)->truesize += data_len;
  4366. (*pfrag)++;
  4367. }
  4368. return 0;
  4369. }
  4370. struct sk_buff *qeth_core_get_next_skb(struct qeth_card *card,
  4371. struct qeth_qdio_buffer *qethbuffer,
  4372. struct qdio_buffer_element **__element, int *__offset,
  4373. struct qeth_hdr **hdr)
  4374. {
  4375. struct qdio_buffer_element *element = *__element;
  4376. struct qdio_buffer *buffer = qethbuffer->buffer;
  4377. int offset = *__offset;
  4378. struct sk_buff *skb = NULL;
  4379. int skb_len = 0;
  4380. void *data_ptr;
  4381. int data_len;
  4382. int headroom = 0;
  4383. int use_rx_sg = 0;
  4384. int frag = 0;
  4385. /* qeth_hdr must not cross element boundaries */
  4386. if (element->length < offset + sizeof(struct qeth_hdr)) {
  4387. if (qeth_is_last_sbale(element))
  4388. return NULL;
  4389. element++;
  4390. offset = 0;
  4391. if (element->length < sizeof(struct qeth_hdr))
  4392. return NULL;
  4393. }
  4394. *hdr = element->addr + offset;
  4395. offset += sizeof(struct qeth_hdr);
  4396. switch ((*hdr)->hdr.l2.id) {
  4397. case QETH_HEADER_TYPE_LAYER2:
  4398. skb_len = (*hdr)->hdr.l2.pkt_length;
  4399. break;
  4400. case QETH_HEADER_TYPE_LAYER3:
  4401. skb_len = (*hdr)->hdr.l3.length;
  4402. headroom = ETH_HLEN;
  4403. break;
  4404. case QETH_HEADER_TYPE_OSN:
  4405. skb_len = (*hdr)->hdr.osn.pdu_length;
  4406. headroom = sizeof(struct qeth_hdr);
  4407. break;
  4408. default:
  4409. break;
  4410. }
  4411. if (!skb_len)
  4412. return NULL;
  4413. if (((skb_len >= card->options.rx_sg_cb) &&
  4414. (!(card->info.type == QETH_CARD_TYPE_OSN)) &&
  4415. (!atomic_read(&card->force_alloc_skb))) ||
  4416. (card->options.cq == QETH_CQ_ENABLED)) {
  4417. use_rx_sg = 1;
  4418. } else {
  4419. skb = dev_alloc_skb(skb_len + headroom);
  4420. if (!skb)
  4421. goto no_mem;
  4422. if (headroom)
  4423. skb_reserve(skb, headroom);
  4424. }
  4425. data_ptr = element->addr + offset;
  4426. while (skb_len) {
  4427. data_len = min(skb_len, (int)(element->length - offset));
  4428. if (data_len) {
  4429. if (use_rx_sg) {
  4430. if (qeth_create_skb_frag(qethbuffer, element,
  4431. &skb, offset, &frag, data_len))
  4432. goto no_mem;
  4433. } else {
  4434. memcpy(skb_put(skb, data_len), data_ptr,
  4435. data_len);
  4436. }
  4437. }
  4438. skb_len -= data_len;
  4439. if (skb_len) {
  4440. if (qeth_is_last_sbale(element)) {
  4441. QETH_CARD_TEXT(card, 4, "unexeob");
  4442. QETH_CARD_HEX(card, 2, buffer, sizeof(void *));
  4443. dev_kfree_skb_any(skb);
  4444. card->stats.rx_errors++;
  4445. return NULL;
  4446. }
  4447. element++;
  4448. offset = 0;
  4449. data_ptr = element->addr;
  4450. } else {
  4451. offset += data_len;
  4452. }
  4453. }
  4454. *__element = element;
  4455. *__offset = offset;
  4456. if (use_rx_sg && card->options.performance_stats) {
  4457. card->perf_stats.sg_skbs_rx++;
  4458. card->perf_stats.sg_frags_rx += skb_shinfo(skb)->nr_frags;
  4459. }
  4460. return skb;
  4461. no_mem:
  4462. if (net_ratelimit()) {
  4463. QETH_CARD_TEXT(card, 2, "noskbmem");
  4464. }
  4465. card->stats.rx_dropped++;
  4466. return NULL;
  4467. }
  4468. EXPORT_SYMBOL_GPL(qeth_core_get_next_skb);
  4469. static void qeth_unregister_dbf_views(void)
  4470. {
  4471. int x;
  4472. for (x = 0; x < QETH_DBF_INFOS; x++) {
  4473. debug_unregister(qeth_dbf[x].id);
  4474. qeth_dbf[x].id = NULL;
  4475. }
  4476. }
  4477. void qeth_dbf_longtext(debug_info_t *id, int level, char *fmt, ...)
  4478. {
  4479. char dbf_txt_buf[32];
  4480. va_list args;
  4481. if (level > id->level)
  4482. return;
  4483. va_start(args, fmt);
  4484. vsnprintf(dbf_txt_buf, sizeof(dbf_txt_buf), fmt, args);
  4485. va_end(args);
  4486. debug_text_event(id, level, dbf_txt_buf);
  4487. }
  4488. EXPORT_SYMBOL_GPL(qeth_dbf_longtext);
  4489. static int qeth_register_dbf_views(void)
  4490. {
  4491. int ret;
  4492. int x;
  4493. for (x = 0; x < QETH_DBF_INFOS; x++) {
  4494. /* register the areas */
  4495. qeth_dbf[x].id = debug_register(qeth_dbf[x].name,
  4496. qeth_dbf[x].pages,
  4497. qeth_dbf[x].areas,
  4498. qeth_dbf[x].len);
  4499. if (qeth_dbf[x].id == NULL) {
  4500. qeth_unregister_dbf_views();
  4501. return -ENOMEM;
  4502. }
  4503. /* register a view */
  4504. ret = debug_register_view(qeth_dbf[x].id, qeth_dbf[x].view);
  4505. if (ret) {
  4506. qeth_unregister_dbf_views();
  4507. return ret;
  4508. }
  4509. /* set a passing level */
  4510. debug_set_level(qeth_dbf[x].id, qeth_dbf[x].level);
  4511. }
  4512. return 0;
  4513. }
  4514. int qeth_core_load_discipline(struct qeth_card *card,
  4515. enum qeth_discipline_id discipline)
  4516. {
  4517. int rc = 0;
  4518. mutex_lock(&qeth_mod_mutex);
  4519. switch (discipline) {
  4520. case QETH_DISCIPLINE_LAYER3:
  4521. card->discipline = try_then_request_module(
  4522. symbol_get(qeth_l3_discipline), "qeth_l3");
  4523. break;
  4524. case QETH_DISCIPLINE_LAYER2:
  4525. card->discipline = try_then_request_module(
  4526. symbol_get(qeth_l2_discipline), "qeth_l2");
  4527. break;
  4528. }
  4529. if (!card->discipline) {
  4530. dev_err(&card->gdev->dev, "There is no kernel module to "
  4531. "support discipline %d\n", discipline);
  4532. rc = -EINVAL;
  4533. }
  4534. mutex_unlock(&qeth_mod_mutex);
  4535. return rc;
  4536. }
  4537. void qeth_core_free_discipline(struct qeth_card *card)
  4538. {
  4539. if (card->options.layer2)
  4540. symbol_put(qeth_l2_discipline);
  4541. else
  4542. symbol_put(qeth_l3_discipline);
  4543. card->discipline = NULL;
  4544. }
  4545. static const struct device_type qeth_generic_devtype = {
  4546. .name = "qeth_generic",
  4547. .groups = qeth_generic_attr_groups,
  4548. };
  4549. static const struct device_type qeth_osn_devtype = {
  4550. .name = "qeth_osn",
  4551. .groups = qeth_osn_attr_groups,
  4552. };
  4553. static int qeth_core_probe_device(struct ccwgroup_device *gdev)
  4554. {
  4555. struct qeth_card *card;
  4556. struct device *dev;
  4557. int rc;
  4558. unsigned long flags;
  4559. char dbf_name[20];
  4560. QETH_DBF_TEXT(SETUP, 2, "probedev");
  4561. dev = &gdev->dev;
  4562. if (!get_device(dev))
  4563. return -ENODEV;
  4564. QETH_DBF_TEXT_(SETUP, 2, "%s", dev_name(&gdev->dev));
  4565. card = qeth_alloc_card();
  4566. if (!card) {
  4567. QETH_DBF_TEXT_(SETUP, 2, "1err%d", -ENOMEM);
  4568. rc = -ENOMEM;
  4569. goto err_dev;
  4570. }
  4571. snprintf(dbf_name, sizeof(dbf_name), "qeth_card_%s",
  4572. dev_name(&gdev->dev));
  4573. card->debug = debug_register(dbf_name, 2, 1, 8);
  4574. if (!card->debug) {
  4575. QETH_DBF_TEXT_(SETUP, 2, "%s", "qcdbf");
  4576. rc = -ENOMEM;
  4577. goto err_card;
  4578. }
  4579. debug_register_view(card->debug, &debug_hex_ascii_view);
  4580. card->read.ccwdev = gdev->cdev[0];
  4581. card->write.ccwdev = gdev->cdev[1];
  4582. card->data.ccwdev = gdev->cdev[2];
  4583. dev_set_drvdata(&gdev->dev, card);
  4584. card->gdev = gdev;
  4585. gdev->cdev[0]->handler = qeth_irq;
  4586. gdev->cdev[1]->handler = qeth_irq;
  4587. gdev->cdev[2]->handler = qeth_irq;
  4588. rc = qeth_determine_card_type(card);
  4589. if (rc) {
  4590. QETH_DBF_TEXT_(SETUP, 2, "3err%d", rc);
  4591. goto err_dbf;
  4592. }
  4593. rc = qeth_setup_card(card);
  4594. if (rc) {
  4595. QETH_DBF_TEXT_(SETUP, 2, "2err%d", rc);
  4596. goto err_dbf;
  4597. }
  4598. if (card->info.type == QETH_CARD_TYPE_OSN)
  4599. gdev->dev.type = &qeth_osn_devtype;
  4600. else
  4601. gdev->dev.type = &qeth_generic_devtype;
  4602. switch (card->info.type) {
  4603. case QETH_CARD_TYPE_OSN:
  4604. case QETH_CARD_TYPE_OSM:
  4605. rc = qeth_core_load_discipline(card, QETH_DISCIPLINE_LAYER2);
  4606. if (rc)
  4607. goto err_dbf;
  4608. rc = card->discipline->setup(card->gdev);
  4609. if (rc)
  4610. goto err_disc;
  4611. case QETH_CARD_TYPE_OSD:
  4612. case QETH_CARD_TYPE_OSX:
  4613. default:
  4614. break;
  4615. }
  4616. write_lock_irqsave(&qeth_core_card_list.rwlock, flags);
  4617. list_add_tail(&card->list, &qeth_core_card_list.list);
  4618. write_unlock_irqrestore(&qeth_core_card_list.rwlock, flags);
  4619. qeth_determine_capabilities(card);
  4620. return 0;
  4621. err_disc:
  4622. qeth_core_free_discipline(card);
  4623. err_dbf:
  4624. debug_unregister(card->debug);
  4625. err_card:
  4626. qeth_core_free_card(card);
  4627. err_dev:
  4628. put_device(dev);
  4629. return rc;
  4630. }
  4631. static void qeth_core_remove_device(struct ccwgroup_device *gdev)
  4632. {
  4633. unsigned long flags;
  4634. struct qeth_card *card = dev_get_drvdata(&gdev->dev);
  4635. QETH_DBF_TEXT(SETUP, 2, "removedv");
  4636. if (card->discipline) {
  4637. card->discipline->remove(gdev);
  4638. qeth_core_free_discipline(card);
  4639. }
  4640. debug_unregister(card->debug);
  4641. write_lock_irqsave(&qeth_core_card_list.rwlock, flags);
  4642. list_del(&card->list);
  4643. write_unlock_irqrestore(&qeth_core_card_list.rwlock, flags);
  4644. qeth_core_free_card(card);
  4645. dev_set_drvdata(&gdev->dev, NULL);
  4646. put_device(&gdev->dev);
  4647. return;
  4648. }
  4649. static int qeth_core_set_online(struct ccwgroup_device *gdev)
  4650. {
  4651. struct qeth_card *card = dev_get_drvdata(&gdev->dev);
  4652. int rc = 0;
  4653. int def_discipline;
  4654. if (!card->discipline) {
  4655. if (card->info.type == QETH_CARD_TYPE_IQD)
  4656. def_discipline = QETH_DISCIPLINE_LAYER3;
  4657. else
  4658. def_discipline = QETH_DISCIPLINE_LAYER2;
  4659. rc = qeth_core_load_discipline(card, def_discipline);
  4660. if (rc)
  4661. goto err;
  4662. rc = card->discipline->setup(card->gdev);
  4663. if (rc)
  4664. goto err;
  4665. }
  4666. rc = card->discipline->set_online(gdev);
  4667. err:
  4668. return rc;
  4669. }
  4670. static int qeth_core_set_offline(struct ccwgroup_device *gdev)
  4671. {
  4672. struct qeth_card *card = dev_get_drvdata(&gdev->dev);
  4673. return card->discipline->set_offline(gdev);
  4674. }
  4675. static void qeth_core_shutdown(struct ccwgroup_device *gdev)
  4676. {
  4677. struct qeth_card *card = dev_get_drvdata(&gdev->dev);
  4678. if (card->discipline && card->discipline->shutdown)
  4679. card->discipline->shutdown(gdev);
  4680. }
  4681. static int qeth_core_prepare(struct ccwgroup_device *gdev)
  4682. {
  4683. struct qeth_card *card = dev_get_drvdata(&gdev->dev);
  4684. if (card->discipline && card->discipline->prepare)
  4685. return card->discipline->prepare(gdev);
  4686. return 0;
  4687. }
  4688. static void qeth_core_complete(struct ccwgroup_device *gdev)
  4689. {
  4690. struct qeth_card *card = dev_get_drvdata(&gdev->dev);
  4691. if (card->discipline && card->discipline->complete)
  4692. card->discipline->complete(gdev);
  4693. }
  4694. static int qeth_core_freeze(struct ccwgroup_device *gdev)
  4695. {
  4696. struct qeth_card *card = dev_get_drvdata(&gdev->dev);
  4697. if (card->discipline && card->discipline->freeze)
  4698. return card->discipline->freeze(gdev);
  4699. return 0;
  4700. }
  4701. static int qeth_core_thaw(struct ccwgroup_device *gdev)
  4702. {
  4703. struct qeth_card *card = dev_get_drvdata(&gdev->dev);
  4704. if (card->discipline && card->discipline->thaw)
  4705. return card->discipline->thaw(gdev);
  4706. return 0;
  4707. }
  4708. static int qeth_core_restore(struct ccwgroup_device *gdev)
  4709. {
  4710. struct qeth_card *card = dev_get_drvdata(&gdev->dev);
  4711. if (card->discipline && card->discipline->restore)
  4712. return card->discipline->restore(gdev);
  4713. return 0;
  4714. }
  4715. static struct ccwgroup_driver qeth_core_ccwgroup_driver = {
  4716. .driver = {
  4717. .owner = THIS_MODULE,
  4718. .name = "qeth",
  4719. },
  4720. .setup = qeth_core_probe_device,
  4721. .remove = qeth_core_remove_device,
  4722. .set_online = qeth_core_set_online,
  4723. .set_offline = qeth_core_set_offline,
  4724. .shutdown = qeth_core_shutdown,
  4725. .prepare = qeth_core_prepare,
  4726. .complete = qeth_core_complete,
  4727. .freeze = qeth_core_freeze,
  4728. .thaw = qeth_core_thaw,
  4729. .restore = qeth_core_restore,
  4730. };
  4731. static ssize_t qeth_core_driver_group_store(struct device_driver *ddrv,
  4732. const char *buf, size_t count)
  4733. {
  4734. int err;
  4735. err = ccwgroup_create_dev(qeth_core_root_dev,
  4736. &qeth_core_ccwgroup_driver, 3, buf);
  4737. return err ? err : count;
  4738. }
  4739. static DRIVER_ATTR(group, 0200, NULL, qeth_core_driver_group_store);
  4740. static struct attribute *qeth_drv_attrs[] = {
  4741. &driver_attr_group.attr,
  4742. NULL,
  4743. };
  4744. static struct attribute_group qeth_drv_attr_group = {
  4745. .attrs = qeth_drv_attrs,
  4746. };
  4747. static const struct attribute_group *qeth_drv_attr_groups[] = {
  4748. &qeth_drv_attr_group,
  4749. NULL,
  4750. };
  4751. static struct {
  4752. const char str[ETH_GSTRING_LEN];
  4753. } qeth_ethtool_stats_keys[] = {
  4754. /* 0 */{"rx skbs"},
  4755. {"rx buffers"},
  4756. {"tx skbs"},
  4757. {"tx buffers"},
  4758. {"tx skbs no packing"},
  4759. {"tx buffers no packing"},
  4760. {"tx skbs packing"},
  4761. {"tx buffers packing"},
  4762. {"tx sg skbs"},
  4763. {"tx sg frags"},
  4764. /* 10 */{"rx sg skbs"},
  4765. {"rx sg frags"},
  4766. {"rx sg page allocs"},
  4767. {"tx large kbytes"},
  4768. {"tx large count"},
  4769. {"tx pk state ch n->p"},
  4770. {"tx pk state ch p->n"},
  4771. {"tx pk watermark low"},
  4772. {"tx pk watermark high"},
  4773. {"queue 0 buffer usage"},
  4774. /* 20 */{"queue 1 buffer usage"},
  4775. {"queue 2 buffer usage"},
  4776. {"queue 3 buffer usage"},
  4777. {"rx poll time"},
  4778. {"rx poll count"},
  4779. {"rx do_QDIO time"},
  4780. {"rx do_QDIO count"},
  4781. {"tx handler time"},
  4782. {"tx handler count"},
  4783. {"tx time"},
  4784. /* 30 */{"tx count"},
  4785. {"tx do_QDIO time"},
  4786. {"tx do_QDIO count"},
  4787. {"tx csum"},
  4788. {"tx lin"},
  4789. {"cq handler count"},
  4790. {"cq handler time"}
  4791. };
  4792. int qeth_core_get_sset_count(struct net_device *dev, int stringset)
  4793. {
  4794. switch (stringset) {
  4795. case ETH_SS_STATS:
  4796. return (sizeof(qeth_ethtool_stats_keys) / ETH_GSTRING_LEN);
  4797. default:
  4798. return -EINVAL;
  4799. }
  4800. }
  4801. EXPORT_SYMBOL_GPL(qeth_core_get_sset_count);
  4802. void qeth_core_get_ethtool_stats(struct net_device *dev,
  4803. struct ethtool_stats *stats, u64 *data)
  4804. {
  4805. struct qeth_card *card = dev->ml_priv;
  4806. data[0] = card->stats.rx_packets -
  4807. card->perf_stats.initial_rx_packets;
  4808. data[1] = card->perf_stats.bufs_rec;
  4809. data[2] = card->stats.tx_packets -
  4810. card->perf_stats.initial_tx_packets;
  4811. data[3] = card->perf_stats.bufs_sent;
  4812. data[4] = card->stats.tx_packets - card->perf_stats.initial_tx_packets
  4813. - card->perf_stats.skbs_sent_pack;
  4814. data[5] = card->perf_stats.bufs_sent - card->perf_stats.bufs_sent_pack;
  4815. data[6] = card->perf_stats.skbs_sent_pack;
  4816. data[7] = card->perf_stats.bufs_sent_pack;
  4817. data[8] = card->perf_stats.sg_skbs_sent;
  4818. data[9] = card->perf_stats.sg_frags_sent;
  4819. data[10] = card->perf_stats.sg_skbs_rx;
  4820. data[11] = card->perf_stats.sg_frags_rx;
  4821. data[12] = card->perf_stats.sg_alloc_page_rx;
  4822. data[13] = (card->perf_stats.large_send_bytes >> 10);
  4823. data[14] = card->perf_stats.large_send_cnt;
  4824. data[15] = card->perf_stats.sc_dp_p;
  4825. data[16] = card->perf_stats.sc_p_dp;
  4826. data[17] = QETH_LOW_WATERMARK_PACK;
  4827. data[18] = QETH_HIGH_WATERMARK_PACK;
  4828. data[19] = atomic_read(&card->qdio.out_qs[0]->used_buffers);
  4829. data[20] = (card->qdio.no_out_queues > 1) ?
  4830. atomic_read(&card->qdio.out_qs[1]->used_buffers) : 0;
  4831. data[21] = (card->qdio.no_out_queues > 2) ?
  4832. atomic_read(&card->qdio.out_qs[2]->used_buffers) : 0;
  4833. data[22] = (card->qdio.no_out_queues > 3) ?
  4834. atomic_read(&card->qdio.out_qs[3]->used_buffers) : 0;
  4835. data[23] = card->perf_stats.inbound_time;
  4836. data[24] = card->perf_stats.inbound_cnt;
  4837. data[25] = card->perf_stats.inbound_do_qdio_time;
  4838. data[26] = card->perf_stats.inbound_do_qdio_cnt;
  4839. data[27] = card->perf_stats.outbound_handler_time;
  4840. data[28] = card->perf_stats.outbound_handler_cnt;
  4841. data[29] = card->perf_stats.outbound_time;
  4842. data[30] = card->perf_stats.outbound_cnt;
  4843. data[31] = card->perf_stats.outbound_do_qdio_time;
  4844. data[32] = card->perf_stats.outbound_do_qdio_cnt;
  4845. data[33] = card->perf_stats.tx_csum;
  4846. data[34] = card->perf_stats.tx_lin;
  4847. data[35] = card->perf_stats.cq_cnt;
  4848. data[36] = card->perf_stats.cq_time;
  4849. }
  4850. EXPORT_SYMBOL_GPL(qeth_core_get_ethtool_stats);
  4851. void qeth_core_get_strings(struct net_device *dev, u32 stringset, u8 *data)
  4852. {
  4853. switch (stringset) {
  4854. case ETH_SS_STATS:
  4855. memcpy(data, &qeth_ethtool_stats_keys,
  4856. sizeof(qeth_ethtool_stats_keys));
  4857. break;
  4858. default:
  4859. WARN_ON(1);
  4860. break;
  4861. }
  4862. }
  4863. EXPORT_SYMBOL_GPL(qeth_core_get_strings);
  4864. void qeth_core_get_drvinfo(struct net_device *dev,
  4865. struct ethtool_drvinfo *info)
  4866. {
  4867. struct qeth_card *card = dev->ml_priv;
  4868. if (card->options.layer2)
  4869. strcpy(info->driver, "qeth_l2");
  4870. else
  4871. strcpy(info->driver, "qeth_l3");
  4872. strcpy(info->version, "1.0");
  4873. strcpy(info->fw_version, card->info.mcl_level);
  4874. sprintf(info->bus_info, "%s/%s/%s",
  4875. CARD_RDEV_ID(card),
  4876. CARD_WDEV_ID(card),
  4877. CARD_DDEV_ID(card));
  4878. }
  4879. EXPORT_SYMBOL_GPL(qeth_core_get_drvinfo);
  4880. int qeth_core_ethtool_get_settings(struct net_device *netdev,
  4881. struct ethtool_cmd *ecmd)
  4882. {
  4883. struct qeth_card *card = netdev->ml_priv;
  4884. enum qeth_link_types link_type;
  4885. if ((card->info.type == QETH_CARD_TYPE_IQD) || (card->info.guestlan))
  4886. link_type = QETH_LINK_TYPE_10GBIT_ETH;
  4887. else
  4888. link_type = card->info.link_type;
  4889. ecmd->transceiver = XCVR_INTERNAL;
  4890. ecmd->supported = SUPPORTED_Autoneg;
  4891. ecmd->advertising = ADVERTISED_Autoneg;
  4892. ecmd->duplex = DUPLEX_FULL;
  4893. ecmd->autoneg = AUTONEG_ENABLE;
  4894. switch (link_type) {
  4895. case QETH_LINK_TYPE_FAST_ETH:
  4896. case QETH_LINK_TYPE_LANE_ETH100:
  4897. ecmd->supported |= SUPPORTED_10baseT_Half |
  4898. SUPPORTED_10baseT_Full |
  4899. SUPPORTED_100baseT_Half |
  4900. SUPPORTED_100baseT_Full |
  4901. SUPPORTED_TP;
  4902. ecmd->advertising |= ADVERTISED_10baseT_Half |
  4903. ADVERTISED_10baseT_Full |
  4904. ADVERTISED_100baseT_Half |
  4905. ADVERTISED_100baseT_Full |
  4906. ADVERTISED_TP;
  4907. ecmd->speed = SPEED_100;
  4908. ecmd->port = PORT_TP;
  4909. break;
  4910. case QETH_LINK_TYPE_GBIT_ETH:
  4911. case QETH_LINK_TYPE_LANE_ETH1000:
  4912. ecmd->supported |= SUPPORTED_10baseT_Half |
  4913. SUPPORTED_10baseT_Full |
  4914. SUPPORTED_100baseT_Half |
  4915. SUPPORTED_100baseT_Full |
  4916. SUPPORTED_1000baseT_Half |
  4917. SUPPORTED_1000baseT_Full |
  4918. SUPPORTED_FIBRE;
  4919. ecmd->advertising |= ADVERTISED_10baseT_Half |
  4920. ADVERTISED_10baseT_Full |
  4921. ADVERTISED_100baseT_Half |
  4922. ADVERTISED_100baseT_Full |
  4923. ADVERTISED_1000baseT_Half |
  4924. ADVERTISED_1000baseT_Full |
  4925. ADVERTISED_FIBRE;
  4926. ecmd->speed = SPEED_1000;
  4927. ecmd->port = PORT_FIBRE;
  4928. break;
  4929. case QETH_LINK_TYPE_10GBIT_ETH:
  4930. ecmd->supported |= SUPPORTED_10baseT_Half |
  4931. SUPPORTED_10baseT_Full |
  4932. SUPPORTED_100baseT_Half |
  4933. SUPPORTED_100baseT_Full |
  4934. SUPPORTED_1000baseT_Half |
  4935. SUPPORTED_1000baseT_Full |
  4936. SUPPORTED_10000baseT_Full |
  4937. SUPPORTED_FIBRE;
  4938. ecmd->advertising |= ADVERTISED_10baseT_Half |
  4939. ADVERTISED_10baseT_Full |
  4940. ADVERTISED_100baseT_Half |
  4941. ADVERTISED_100baseT_Full |
  4942. ADVERTISED_1000baseT_Half |
  4943. ADVERTISED_1000baseT_Full |
  4944. ADVERTISED_10000baseT_Full |
  4945. ADVERTISED_FIBRE;
  4946. ecmd->speed = SPEED_10000;
  4947. ecmd->port = PORT_FIBRE;
  4948. break;
  4949. default:
  4950. ecmd->supported |= SUPPORTED_10baseT_Half |
  4951. SUPPORTED_10baseT_Full |
  4952. SUPPORTED_TP;
  4953. ecmd->advertising |= ADVERTISED_10baseT_Half |
  4954. ADVERTISED_10baseT_Full |
  4955. ADVERTISED_TP;
  4956. ecmd->speed = SPEED_10;
  4957. ecmd->port = PORT_TP;
  4958. }
  4959. return 0;
  4960. }
  4961. EXPORT_SYMBOL_GPL(qeth_core_ethtool_get_settings);
  4962. static int __init qeth_core_init(void)
  4963. {
  4964. int rc;
  4965. pr_info("loading core functions\n");
  4966. INIT_LIST_HEAD(&qeth_core_card_list.list);
  4967. rwlock_init(&qeth_core_card_list.rwlock);
  4968. mutex_init(&qeth_mod_mutex);
  4969. rc = qeth_register_dbf_views();
  4970. if (rc)
  4971. goto out_err;
  4972. qeth_core_root_dev = root_device_register("qeth");
  4973. rc = IS_ERR(qeth_core_root_dev) ? PTR_ERR(qeth_core_root_dev) : 0;
  4974. if (rc)
  4975. goto register_err;
  4976. qeth_core_header_cache = kmem_cache_create("qeth_hdr",
  4977. sizeof(struct qeth_hdr) + ETH_HLEN, 64, 0, NULL);
  4978. if (!qeth_core_header_cache) {
  4979. rc = -ENOMEM;
  4980. goto slab_err;
  4981. }
  4982. qeth_qdio_outbuf_cache = kmem_cache_create("qeth_buf",
  4983. sizeof(struct qeth_qdio_out_buffer), 0, 0, NULL);
  4984. if (!qeth_qdio_outbuf_cache) {
  4985. rc = -ENOMEM;
  4986. goto cqslab_err;
  4987. }
  4988. rc = ccw_driver_register(&qeth_ccw_driver);
  4989. if (rc)
  4990. goto ccw_err;
  4991. qeth_core_ccwgroup_driver.driver.groups = qeth_drv_attr_groups;
  4992. rc = ccwgroup_driver_register(&qeth_core_ccwgroup_driver);
  4993. if (rc)
  4994. goto ccwgroup_err;
  4995. return 0;
  4996. ccwgroup_err:
  4997. ccw_driver_unregister(&qeth_ccw_driver);
  4998. ccw_err:
  4999. kmem_cache_destroy(qeth_qdio_outbuf_cache);
  5000. cqslab_err:
  5001. kmem_cache_destroy(qeth_core_header_cache);
  5002. slab_err:
  5003. root_device_unregister(qeth_core_root_dev);
  5004. register_err:
  5005. qeth_unregister_dbf_views();
  5006. out_err:
  5007. pr_err("Initializing the qeth device driver failed\n");
  5008. return rc;
  5009. }
  5010. static void __exit qeth_core_exit(void)
  5011. {
  5012. ccwgroup_driver_unregister(&qeth_core_ccwgroup_driver);
  5013. ccw_driver_unregister(&qeth_ccw_driver);
  5014. kmem_cache_destroy(qeth_qdio_outbuf_cache);
  5015. kmem_cache_destroy(qeth_core_header_cache);
  5016. root_device_unregister(qeth_core_root_dev);
  5017. qeth_unregister_dbf_views();
  5018. pr_info("core functions removed\n");
  5019. }
  5020. module_init(qeth_core_init);
  5021. module_exit(qeth_core_exit);
  5022. MODULE_AUTHOR("Frank Blaschka <frank.blaschka@de.ibm.com>");
  5023. MODULE_DESCRIPTION("qeth core functions");
  5024. MODULE_LICENSE("GPL");