bcmsdh_sdmmc.c 17 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687
  1. /*
  2. * Copyright (c) 2010 Broadcom Corporation
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for any
  5. * purpose with or without fee is hereby granted, provided that the above
  6. * copyright notice and this permission notice appear in all copies.
  7. *
  8. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
  9. * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
  10. * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY
  11. * SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
  12. * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN ACTION
  13. * OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF OR IN
  14. * CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
  15. */
  16. #define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
  17. #include <linux/types.h>
  18. #include <linux/netdevice.h>
  19. #include <linux/mmc/sdio.h>
  20. #include <linux/mmc/core.h>
  21. #include <linux/mmc/sdio_func.h>
  22. #include <linux/mmc/sdio_ids.h>
  23. #include <linux/mmc/card.h>
  24. #include <linux/suspend.h>
  25. #include <linux/errno.h>
  26. #include <linux/sched.h> /* request_irq() */
  27. #include <linux/module.h>
  28. #include <linux/platform_device.h>
  29. #include <net/cfg80211.h>
  30. #include <defs.h>
  31. #include <brcm_hw_ids.h>
  32. #include <brcmu_utils.h>
  33. #include <brcmu_wifi.h>
  34. #include "sdio_host.h"
  35. #include "dhd_dbg.h"
  36. #include "dhd_bus.h"
  37. #define SDIO_VENDOR_ID_BROADCOM 0x02d0
  38. #define DMA_ALIGN_MASK 0x03
  39. #define SDIO_DEVICE_ID_BROADCOM_43241 0x4324
  40. #define SDIO_DEVICE_ID_BROADCOM_4329 0x4329
  41. #define SDIO_DEVICE_ID_BROADCOM_4330 0x4330
  42. #define SDIO_DEVICE_ID_BROADCOM_4334 0x4334
  43. #define SDIO_FUNC1_BLOCKSIZE 64
  44. #define SDIO_FUNC2_BLOCKSIZE 512
  45. /* devices we support, null terminated */
  46. static const struct sdio_device_id brcmf_sdmmc_ids[] = {
  47. {SDIO_DEVICE(SDIO_VENDOR_ID_BROADCOM, SDIO_DEVICE_ID_BROADCOM_43241)},
  48. {SDIO_DEVICE(SDIO_VENDOR_ID_BROADCOM, SDIO_DEVICE_ID_BROADCOM_4329)},
  49. {SDIO_DEVICE(SDIO_VENDOR_ID_BROADCOM, SDIO_DEVICE_ID_BROADCOM_4330)},
  50. {SDIO_DEVICE(SDIO_VENDOR_ID_BROADCOM, SDIO_DEVICE_ID_BROADCOM_4334)},
  51. { /* end: all zeroes */ },
  52. };
  53. MODULE_DEVICE_TABLE(sdio, brcmf_sdmmc_ids);
  54. #ifdef CONFIG_BRCMFMAC_SDIO_OOB
  55. static struct list_head oobirq_lh;
  56. struct brcmf_sdio_oobirq {
  57. unsigned int irq;
  58. unsigned long flags;
  59. struct list_head list;
  60. };
  61. #endif /* CONFIG_BRCMFMAC_SDIO_OOB */
  62. static bool
  63. brcmf_pm_resume_error(struct brcmf_sdio_dev *sdiodev)
  64. {
  65. bool is_err = false;
  66. #ifdef CONFIG_PM_SLEEP
  67. is_err = atomic_read(&sdiodev->suspend);
  68. #endif
  69. return is_err;
  70. }
  71. static void
  72. brcmf_pm_resume_wait(struct brcmf_sdio_dev *sdiodev, wait_queue_head_t *wq)
  73. {
  74. #ifdef CONFIG_PM_SLEEP
  75. int retry = 0;
  76. while (atomic_read(&sdiodev->suspend) && retry++ != 30)
  77. wait_event_timeout(*wq, false, HZ/100);
  78. #endif
  79. }
  80. static inline int brcmf_sdioh_f0_write_byte(struct brcmf_sdio_dev *sdiodev,
  81. uint regaddr, u8 *byte)
  82. {
  83. struct sdio_func *sdfunc = sdiodev->func[0];
  84. int err_ret;
  85. /*
  86. * Can only directly write to some F0 registers.
  87. * Handle F2 enable/disable and Abort command
  88. * as a special case.
  89. */
  90. if (regaddr == SDIO_CCCR_IOEx) {
  91. sdfunc = sdiodev->func[2];
  92. if (sdfunc) {
  93. if (*byte & SDIO_FUNC_ENABLE_2) {
  94. /* Enable Function 2 */
  95. err_ret = sdio_enable_func(sdfunc);
  96. if (err_ret)
  97. brcmf_err("enable F2 failed:%d\n",
  98. err_ret);
  99. } else {
  100. /* Disable Function 2 */
  101. err_ret = sdio_disable_func(sdfunc);
  102. if (err_ret)
  103. brcmf_err("Disable F2 failed:%d\n",
  104. err_ret);
  105. }
  106. }
  107. } else if ((regaddr == SDIO_CCCR_ABORT) ||
  108. (regaddr == SDIO_CCCR_IENx)) {
  109. sdfunc = kmemdup(sdiodev->func[0], sizeof(struct sdio_func),
  110. GFP_KERNEL);
  111. if (!sdfunc)
  112. return -ENOMEM;
  113. sdfunc->num = 0;
  114. sdio_writeb(sdfunc, *byte, regaddr, &err_ret);
  115. kfree(sdfunc);
  116. } else if (regaddr < 0xF0) {
  117. brcmf_err("F0 Wr:0x%02x: write disallowed\n", regaddr);
  118. err_ret = -EPERM;
  119. } else {
  120. sdio_f0_writeb(sdfunc, *byte, regaddr, &err_ret);
  121. }
  122. return err_ret;
  123. }
  124. int brcmf_sdioh_request_byte(struct brcmf_sdio_dev *sdiodev, uint rw, uint func,
  125. uint regaddr, u8 *byte)
  126. {
  127. int err_ret;
  128. brcmf_dbg(INFO, "rw=%d, func=%d, addr=0x%05x\n", rw, func, regaddr);
  129. brcmf_pm_resume_wait(sdiodev, &sdiodev->request_byte_wait);
  130. if (brcmf_pm_resume_error(sdiodev))
  131. return -EIO;
  132. if (rw && func == 0) {
  133. /* handle F0 separately */
  134. err_ret = brcmf_sdioh_f0_write_byte(sdiodev, regaddr, byte);
  135. } else {
  136. if (rw) /* CMD52 Write */
  137. sdio_writeb(sdiodev->func[func], *byte, regaddr,
  138. &err_ret);
  139. else if (func == 0) {
  140. *byte = sdio_f0_readb(sdiodev->func[func], regaddr,
  141. &err_ret);
  142. } else {
  143. *byte = sdio_readb(sdiodev->func[func], regaddr,
  144. &err_ret);
  145. }
  146. }
  147. if (err_ret)
  148. brcmf_err("Failed to %s byte F%d:@0x%05x=%02x, Err: %d\n",
  149. rw ? "write" : "read", func, regaddr, *byte, err_ret);
  150. return err_ret;
  151. }
  152. int brcmf_sdioh_request_word(struct brcmf_sdio_dev *sdiodev,
  153. uint rw, uint func, uint addr, u32 *word,
  154. uint nbytes)
  155. {
  156. int err_ret = -EIO;
  157. if (func == 0) {
  158. brcmf_err("Only CMD52 allowed to F0\n");
  159. return -EINVAL;
  160. }
  161. brcmf_dbg(INFO, "rw=%d, func=%d, addr=0x%05x, nbytes=%d\n",
  162. rw, func, addr, nbytes);
  163. brcmf_pm_resume_wait(sdiodev, &sdiodev->request_word_wait);
  164. if (brcmf_pm_resume_error(sdiodev))
  165. return -EIO;
  166. if (rw) { /* CMD52 Write */
  167. if (nbytes == 4)
  168. sdio_writel(sdiodev->func[func], *word, addr,
  169. &err_ret);
  170. else if (nbytes == 2)
  171. sdio_writew(sdiodev->func[func], (*word & 0xFFFF),
  172. addr, &err_ret);
  173. else
  174. brcmf_err("Invalid nbytes: %d\n", nbytes);
  175. } else { /* CMD52 Read */
  176. if (nbytes == 4)
  177. *word = sdio_readl(sdiodev->func[func], addr, &err_ret);
  178. else if (nbytes == 2)
  179. *word = sdio_readw(sdiodev->func[func], addr,
  180. &err_ret) & 0xFFFF;
  181. else
  182. brcmf_err("Invalid nbytes: %d\n", nbytes);
  183. }
  184. if (err_ret)
  185. brcmf_err("Failed to %s word, Err: 0x%08x\n",
  186. rw ? "write" : "read", err_ret);
  187. return err_ret;
  188. }
  189. /* precondition: host controller is claimed */
  190. static int
  191. brcmf_sdioh_request_data(struct brcmf_sdio_dev *sdiodev, uint write, bool fifo,
  192. uint func, uint addr, struct sk_buff *pkt, uint pktlen)
  193. {
  194. int err_ret = 0;
  195. if ((write) && (!fifo)) {
  196. err_ret = sdio_memcpy_toio(sdiodev->func[func], addr,
  197. ((u8 *) (pkt->data)), pktlen);
  198. } else if (write) {
  199. err_ret = sdio_memcpy_toio(sdiodev->func[func], addr,
  200. ((u8 *) (pkt->data)), pktlen);
  201. } else if (fifo) {
  202. err_ret = sdio_readsb(sdiodev->func[func],
  203. ((u8 *) (pkt->data)), addr, pktlen);
  204. } else {
  205. err_ret = sdio_memcpy_fromio(sdiodev->func[func],
  206. ((u8 *) (pkt->data)),
  207. addr, pktlen);
  208. }
  209. return err_ret;
  210. }
  211. /*
  212. * This function takes a queue of packets. The packets on the queue
  213. * are assumed to be properly aligned by the caller.
  214. */
  215. int
  216. brcmf_sdioh_request_chain(struct brcmf_sdio_dev *sdiodev, uint fix_inc,
  217. uint write, uint func, uint addr,
  218. struct sk_buff_head *pktq)
  219. {
  220. bool fifo = (fix_inc == SDIOH_DATA_FIX);
  221. u32 SGCount = 0;
  222. int err_ret = 0;
  223. struct sk_buff *pkt;
  224. brcmf_dbg(TRACE, "Enter\n");
  225. brcmf_pm_resume_wait(sdiodev, &sdiodev->request_chain_wait);
  226. if (brcmf_pm_resume_error(sdiodev))
  227. return -EIO;
  228. skb_queue_walk(pktq, pkt) {
  229. uint pkt_len = pkt->len;
  230. pkt_len += 3;
  231. pkt_len &= 0xFFFFFFFC;
  232. err_ret = brcmf_sdioh_request_data(sdiodev, write, fifo, func,
  233. addr, pkt, pkt_len);
  234. if (err_ret) {
  235. brcmf_err("%s FAILED %p[%d], addr=0x%05x, pkt_len=%d, ERR=0x%08x\n",
  236. write ? "TX" : "RX", pkt, SGCount, addr,
  237. pkt_len, err_ret);
  238. } else {
  239. brcmf_dbg(TRACE, "%s xfr'd %p[%d], addr=0x%05x, len=%d\n",
  240. write ? "TX" : "RX", pkt, SGCount, addr,
  241. pkt_len);
  242. }
  243. if (!fifo)
  244. addr += pkt_len;
  245. SGCount++;
  246. }
  247. brcmf_dbg(TRACE, "Exit\n");
  248. return err_ret;
  249. }
  250. /*
  251. * This function takes a single DMA-able packet.
  252. */
  253. int brcmf_sdioh_request_buffer(struct brcmf_sdio_dev *sdiodev,
  254. uint fix_inc, uint write, uint func, uint addr,
  255. struct sk_buff *pkt)
  256. {
  257. int status;
  258. uint pkt_len;
  259. bool fifo = (fix_inc == SDIOH_DATA_FIX);
  260. brcmf_dbg(TRACE, "Enter\n");
  261. if (pkt == NULL)
  262. return -EINVAL;
  263. pkt_len = pkt->len;
  264. brcmf_pm_resume_wait(sdiodev, &sdiodev->request_buffer_wait);
  265. if (brcmf_pm_resume_error(sdiodev))
  266. return -EIO;
  267. pkt_len += 3;
  268. pkt_len &= (uint)~3;
  269. status = brcmf_sdioh_request_data(sdiodev, write, fifo, func,
  270. addr, pkt, pkt_len);
  271. if (status) {
  272. brcmf_err("%s FAILED %p, addr=0x%05x, pkt_len=%d, ERR=0x%08x\n",
  273. write ? "TX" : "RX", pkt, addr, pkt_len, status);
  274. } else {
  275. brcmf_dbg(TRACE, "%s xfr'd %p, addr=0x%05x, len=%d\n",
  276. write ? "TX" : "RX", pkt, addr, pkt_len);
  277. }
  278. return status;
  279. }
  280. static int brcmf_sdioh_get_cisaddr(struct brcmf_sdio_dev *sdiodev, u32 regaddr)
  281. {
  282. /* read 24 bits and return valid 17 bit addr */
  283. int i, ret;
  284. u32 scratch, regdata;
  285. __le32 scratch_le;
  286. u8 *ptr = (u8 *)&scratch_le;
  287. for (i = 0; i < 3; i++) {
  288. regdata = brcmf_sdio_regrl(sdiodev, regaddr, &ret);
  289. if (ret != 0)
  290. brcmf_err("Can't read!\n");
  291. *ptr++ = (u8) regdata;
  292. regaddr++;
  293. }
  294. /* Only the lower 17-bits are valid */
  295. scratch = le32_to_cpu(scratch_le);
  296. scratch &= 0x0001FFFF;
  297. return scratch;
  298. }
  299. static int brcmf_sdioh_enablefuncs(struct brcmf_sdio_dev *sdiodev)
  300. {
  301. int err_ret;
  302. u32 fbraddr;
  303. u8 func;
  304. brcmf_dbg(TRACE, "\n");
  305. /* Get the Card's common CIS address */
  306. sdiodev->func_cis_ptr[0] = brcmf_sdioh_get_cisaddr(sdiodev,
  307. SDIO_CCCR_CIS);
  308. brcmf_dbg(INFO, "Card's Common CIS Ptr = 0x%x\n",
  309. sdiodev->func_cis_ptr[0]);
  310. /* Get the Card's function CIS (for each function) */
  311. for (fbraddr = SDIO_FBR_BASE(1), func = 1;
  312. func <= sdiodev->num_funcs; func++, fbraddr += SDIOD_FBR_SIZE) {
  313. sdiodev->func_cis_ptr[func] =
  314. brcmf_sdioh_get_cisaddr(sdiodev, SDIO_FBR_CIS + fbraddr);
  315. brcmf_dbg(INFO, "Function %d CIS Ptr = 0x%x\n",
  316. func, sdiodev->func_cis_ptr[func]);
  317. }
  318. /* Enable Function 1 */
  319. err_ret = sdio_enable_func(sdiodev->func[1]);
  320. if (err_ret)
  321. brcmf_err("Failed to enable F1 Err: 0x%08x\n", err_ret);
  322. return false;
  323. }
  324. /*
  325. * Public entry points & extern's
  326. */
  327. int brcmf_sdioh_attach(struct brcmf_sdio_dev *sdiodev)
  328. {
  329. int err_ret = 0;
  330. brcmf_dbg(TRACE, "\n");
  331. sdiodev->num_funcs = 2;
  332. sdio_claim_host(sdiodev->func[1]);
  333. err_ret = sdio_set_block_size(sdiodev->func[1], SDIO_FUNC1_BLOCKSIZE);
  334. if (err_ret) {
  335. brcmf_err("Failed to set F1 blocksize\n");
  336. goto out;
  337. }
  338. err_ret = sdio_set_block_size(sdiodev->func[2], SDIO_FUNC2_BLOCKSIZE);
  339. if (err_ret) {
  340. brcmf_err("Failed to set F2 blocksize\n");
  341. goto out;
  342. }
  343. brcmf_sdioh_enablefuncs(sdiodev);
  344. out:
  345. sdio_release_host(sdiodev->func[1]);
  346. brcmf_dbg(TRACE, "Done\n");
  347. return err_ret;
  348. }
  349. void brcmf_sdioh_detach(struct brcmf_sdio_dev *sdiodev)
  350. {
  351. brcmf_dbg(TRACE, "\n");
  352. /* Disable Function 2 */
  353. sdio_claim_host(sdiodev->func[2]);
  354. sdio_disable_func(sdiodev->func[2]);
  355. sdio_release_host(sdiodev->func[2]);
  356. /* Disable Function 1 */
  357. sdio_claim_host(sdiodev->func[1]);
  358. sdio_disable_func(sdiodev->func[1]);
  359. sdio_release_host(sdiodev->func[1]);
  360. }
  361. #ifdef CONFIG_BRCMFMAC_SDIO_OOB
  362. static int brcmf_sdio_getintrcfg(struct brcmf_sdio_dev *sdiodev)
  363. {
  364. struct brcmf_sdio_oobirq *oobirq_entry;
  365. if (list_empty(&oobirq_lh)) {
  366. brcmf_err("no valid oob irq resource\n");
  367. return -ENXIO;
  368. }
  369. oobirq_entry = list_first_entry(&oobirq_lh, struct brcmf_sdio_oobirq,
  370. list);
  371. sdiodev->irq = oobirq_entry->irq;
  372. sdiodev->irq_flags = oobirq_entry->flags;
  373. list_del(&oobirq_entry->list);
  374. kfree(oobirq_entry);
  375. return 0;
  376. }
  377. #else
  378. static inline int brcmf_sdio_getintrcfg(struct brcmf_sdio_dev *sdiodev)
  379. {
  380. return 0;
  381. }
  382. #endif /* CONFIG_BRCMFMAC_SDIO_OOB */
  383. static int brcmf_ops_sdio_probe(struct sdio_func *func,
  384. const struct sdio_device_id *id)
  385. {
  386. int err;
  387. struct brcmf_sdio_dev *sdiodev;
  388. struct brcmf_bus *bus_if;
  389. brcmf_dbg(TRACE, "Enter\n");
  390. brcmf_dbg(TRACE, "Class=%x\n", func->class);
  391. brcmf_dbg(TRACE, "sdio vendor ID: 0x%04x\n", func->vendor);
  392. brcmf_dbg(TRACE, "sdio device ID: 0x%04x\n", func->device);
  393. brcmf_dbg(TRACE, "Function#: %d\n", func->num);
  394. /* Consume func num 1 but dont do anything with it. */
  395. if (func->num == 1)
  396. return 0;
  397. /* Ignore anything but func 2 */
  398. if (func->num != 2)
  399. return -ENODEV;
  400. bus_if = kzalloc(sizeof(struct brcmf_bus), GFP_KERNEL);
  401. if (!bus_if)
  402. return -ENOMEM;
  403. sdiodev = kzalloc(sizeof(struct brcmf_sdio_dev), GFP_KERNEL);
  404. if (!sdiodev) {
  405. kfree(bus_if);
  406. return -ENOMEM;
  407. }
  408. sdiodev->func[0] = func->card->sdio_func[0];
  409. sdiodev->func[1] = func->card->sdio_func[0];
  410. sdiodev->func[2] = func;
  411. sdiodev->bus_if = bus_if;
  412. bus_if->bus_priv.sdio = sdiodev;
  413. bus_if->align = BRCMF_SDALIGN;
  414. dev_set_drvdata(&func->dev, bus_if);
  415. dev_set_drvdata(&sdiodev->func[1]->dev, bus_if);
  416. sdiodev->dev = &sdiodev->func[1]->dev;
  417. atomic_set(&sdiodev->suspend, false);
  418. init_waitqueue_head(&sdiodev->request_byte_wait);
  419. init_waitqueue_head(&sdiodev->request_word_wait);
  420. init_waitqueue_head(&sdiodev->request_chain_wait);
  421. init_waitqueue_head(&sdiodev->request_buffer_wait);
  422. err = brcmf_sdio_getintrcfg(sdiodev);
  423. if (err)
  424. goto fail;
  425. brcmf_dbg(TRACE, "F2 found, calling brcmf_sdio_probe...\n");
  426. err = brcmf_sdio_probe(sdiodev);
  427. if (err) {
  428. brcmf_err("F2 error, probe failed %d...\n", err);
  429. goto fail;
  430. }
  431. brcmf_dbg(TRACE, "F2 init completed...\n");
  432. return 0;
  433. fail:
  434. dev_set_drvdata(&func->dev, NULL);
  435. dev_set_drvdata(&sdiodev->func[1]->dev, NULL);
  436. kfree(sdiodev);
  437. kfree(bus_if);
  438. return err;
  439. }
  440. static void brcmf_ops_sdio_remove(struct sdio_func *func)
  441. {
  442. struct brcmf_bus *bus_if;
  443. struct brcmf_sdio_dev *sdiodev;
  444. brcmf_dbg(TRACE, "Enter\n");
  445. brcmf_dbg(TRACE, "sdio vendor ID: 0x%04x\n", func->vendor);
  446. brcmf_dbg(TRACE, "sdio device ID: 0x%04x\n", func->device);
  447. brcmf_dbg(TRACE, "Function: %d\n", func->num);
  448. if (func->num != 1 && func->num != 2)
  449. return;
  450. bus_if = dev_get_drvdata(&func->dev);
  451. if (bus_if) {
  452. sdiodev = bus_if->bus_priv.sdio;
  453. brcmf_sdio_remove(sdiodev);
  454. dev_set_drvdata(&sdiodev->func[1]->dev, NULL);
  455. dev_set_drvdata(&sdiodev->func[2]->dev, NULL);
  456. kfree(bus_if);
  457. kfree(sdiodev);
  458. }
  459. brcmf_dbg(TRACE, "Exit\n");
  460. }
  461. #ifdef CONFIG_PM_SLEEP
  462. static int brcmf_sdio_suspend(struct device *dev)
  463. {
  464. mmc_pm_flag_t sdio_flags;
  465. struct brcmf_bus *bus_if = dev_get_drvdata(dev);
  466. struct brcmf_sdio_dev *sdiodev = bus_if->bus_priv.sdio;
  467. int ret = 0;
  468. brcmf_dbg(TRACE, "\n");
  469. atomic_set(&sdiodev->suspend, true);
  470. sdio_flags = sdio_get_host_pm_caps(sdiodev->func[1]);
  471. if (!(sdio_flags & MMC_PM_KEEP_POWER)) {
  472. brcmf_err("Host can't keep power while suspended\n");
  473. return -EINVAL;
  474. }
  475. ret = sdio_set_host_pm_flags(sdiodev->func[1], MMC_PM_KEEP_POWER);
  476. if (ret) {
  477. brcmf_err("Failed to set pm_flags\n");
  478. return ret;
  479. }
  480. brcmf_sdio_wdtmr_enable(sdiodev, false);
  481. return ret;
  482. }
  483. static int brcmf_sdio_resume(struct device *dev)
  484. {
  485. struct brcmf_bus *bus_if = dev_get_drvdata(dev);
  486. struct brcmf_sdio_dev *sdiodev = bus_if->bus_priv.sdio;
  487. brcmf_sdio_wdtmr_enable(sdiodev, true);
  488. atomic_set(&sdiodev->suspend, false);
  489. return 0;
  490. }
  491. static const struct dev_pm_ops brcmf_sdio_pm_ops = {
  492. .suspend = brcmf_sdio_suspend,
  493. .resume = brcmf_sdio_resume,
  494. };
  495. #endif /* CONFIG_PM_SLEEP */
  496. static struct sdio_driver brcmf_sdmmc_driver = {
  497. .probe = brcmf_ops_sdio_probe,
  498. .remove = brcmf_ops_sdio_remove,
  499. .name = "brcmfmac",
  500. .id_table = brcmf_sdmmc_ids,
  501. #ifdef CONFIG_PM_SLEEP
  502. .drv = {
  503. .pm = &brcmf_sdio_pm_ops,
  504. },
  505. #endif /* CONFIG_PM_SLEEP */
  506. };
  507. #ifdef CONFIG_BRCMFMAC_SDIO_OOB
  508. static int brcmf_sdio_pd_probe(struct platform_device *pdev)
  509. {
  510. struct resource *res;
  511. struct brcmf_sdio_oobirq *oobirq_entry;
  512. int i, ret;
  513. INIT_LIST_HEAD(&oobirq_lh);
  514. for (i = 0; ; i++) {
  515. res = platform_get_resource(pdev, IORESOURCE_IRQ, i);
  516. if (!res)
  517. break;
  518. oobirq_entry = kzalloc(sizeof(struct brcmf_sdio_oobirq),
  519. GFP_KERNEL);
  520. if (!oobirq_entry)
  521. return -ENOMEM;
  522. oobirq_entry->irq = res->start;
  523. oobirq_entry->flags = res->flags & IRQF_TRIGGER_MASK;
  524. list_add_tail(&oobirq_entry->list, &oobirq_lh);
  525. }
  526. if (i == 0)
  527. return -ENXIO;
  528. ret = sdio_register_driver(&brcmf_sdmmc_driver);
  529. if (ret)
  530. brcmf_err("sdio_register_driver failed: %d\n", ret);
  531. return ret;
  532. }
  533. static struct platform_driver brcmf_sdio_pd = {
  534. .probe = brcmf_sdio_pd_probe,
  535. .driver = {
  536. .name = "brcmf_sdio_pd"
  537. }
  538. };
  539. void brcmf_sdio_exit(void)
  540. {
  541. brcmf_dbg(TRACE, "Enter\n");
  542. sdio_unregister_driver(&brcmf_sdmmc_driver);
  543. platform_driver_unregister(&brcmf_sdio_pd);
  544. }
  545. void brcmf_sdio_init(void)
  546. {
  547. int ret;
  548. brcmf_dbg(TRACE, "Enter\n");
  549. ret = platform_driver_register(&brcmf_sdio_pd);
  550. if (ret)
  551. brcmf_err("platform_driver_register failed: %d\n", ret);
  552. }
  553. #else
  554. void brcmf_sdio_exit(void)
  555. {
  556. brcmf_dbg(TRACE, "Enter\n");
  557. sdio_unregister_driver(&brcmf_sdmmc_driver);
  558. }
  559. void brcmf_sdio_init(void)
  560. {
  561. int ret;
  562. brcmf_dbg(TRACE, "Enter\n");
  563. ret = sdio_register_driver(&brcmf_sdmmc_driver);
  564. if (ret)
  565. brcmf_err("sdio_register_driver failed: %d\n", ret);
  566. }
  567. #endif /* CONFIG_BRCMFMAC_SDIO_OOB */