bnx2x_stats.c 59 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881
  1. /* bnx2x_stats.c: Broadcom Everest network driver.
  2. *
  3. * Copyright (c) 2007-2012 Broadcom Corporation
  4. *
  5. * This program is free software; you can redistribute it and/or modify
  6. * it under the terms of the GNU General Public License as published by
  7. * the Free Software Foundation.
  8. *
  9. * Maintained by: Eilon Greenstein <eilong@broadcom.com>
  10. * Written by: Eliezer Tamir
  11. * Based on code from Michael Chan's bnx2 driver
  12. * UDP CSUM errata workaround by Arik Gendelman
  13. * Slowpath and fastpath rework by Vladislav Zolotarov
  14. * Statistics and Link management by Yitchak Gertner
  15. *
  16. */
  17. #define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
  18. #include "bnx2x_stats.h"
  19. #include "bnx2x_cmn.h"
  20. /* Statistics */
  21. /*
  22. * General service functions
  23. */
  24. static inline long bnx2x_hilo(u32 *hiref)
  25. {
  26. u32 lo = *(hiref + 1);
  27. #if (BITS_PER_LONG == 64)
  28. u32 hi = *hiref;
  29. return HILO_U64(hi, lo);
  30. #else
  31. return lo;
  32. #endif
  33. }
  34. static inline u16 bnx2x_get_port_stats_dma_len(struct bnx2x *bp)
  35. {
  36. u16 res = 0;
  37. /* 'newest' convention - shmem2 cotains the size of the port stats */
  38. if (SHMEM2_HAS(bp, sizeof_port_stats)) {
  39. u32 size = SHMEM2_RD(bp, sizeof_port_stats);
  40. if (size)
  41. res = size;
  42. /* prevent newer BC from causing buffer overflow */
  43. if (res > sizeof(struct host_port_stats))
  44. res = sizeof(struct host_port_stats);
  45. }
  46. /* Older convention - all BCs support the port stats' fields up until
  47. * the 'not_used' field
  48. */
  49. if (!res) {
  50. res = offsetof(struct host_port_stats, not_used) + 4;
  51. /* if PFC stats are supported by the MFW, DMA them as well */
  52. if (bp->flags & BC_SUPPORTS_PFC_STATS) {
  53. res += offsetof(struct host_port_stats,
  54. pfc_frames_rx_lo) -
  55. offsetof(struct host_port_stats,
  56. pfc_frames_tx_hi) + 4 ;
  57. }
  58. }
  59. res >>= 2;
  60. WARN_ON(res > 2 * DMAE_LEN32_RD_MAX);
  61. return res;
  62. }
  63. /*
  64. * Init service functions
  65. */
  66. /* Post the next statistics ramrod. Protect it with the spin in
  67. * order to ensure the strict order between statistics ramrods
  68. * (each ramrod has a sequence number passed in a
  69. * bp->fw_stats_req->hdr.drv_stats_counter and ramrods must be
  70. * sent in order).
  71. */
  72. static void bnx2x_storm_stats_post(struct bnx2x *bp)
  73. {
  74. if (!bp->stats_pending) {
  75. int rc;
  76. spin_lock_bh(&bp->stats_lock);
  77. if (bp->stats_pending) {
  78. spin_unlock_bh(&bp->stats_lock);
  79. return;
  80. }
  81. bp->fw_stats_req->hdr.drv_stats_counter =
  82. cpu_to_le16(bp->stats_counter++);
  83. DP(BNX2X_MSG_STATS, "Sending statistics ramrod %d\n",
  84. bp->fw_stats_req->hdr.drv_stats_counter);
  85. /* send FW stats ramrod */
  86. rc = bnx2x_sp_post(bp, RAMROD_CMD_ID_COMMON_STAT_QUERY, 0,
  87. U64_HI(bp->fw_stats_req_mapping),
  88. U64_LO(bp->fw_stats_req_mapping),
  89. NONE_CONNECTION_TYPE);
  90. if (rc == 0)
  91. bp->stats_pending = 1;
  92. spin_unlock_bh(&bp->stats_lock);
  93. }
  94. }
  95. static void bnx2x_hw_stats_post(struct bnx2x *bp)
  96. {
  97. struct dmae_command *dmae = &bp->stats_dmae;
  98. u32 *stats_comp = bnx2x_sp(bp, stats_comp);
  99. *stats_comp = DMAE_COMP_VAL;
  100. if (CHIP_REV_IS_SLOW(bp))
  101. return;
  102. /* Update MCP's statistics if possible */
  103. if (bp->func_stx)
  104. memcpy(bnx2x_sp(bp, func_stats), &bp->func_stats,
  105. sizeof(bp->func_stats));
  106. /* loader */
  107. if (bp->executer_idx) {
  108. int loader_idx = PMF_DMAE_C(bp);
  109. u32 opcode = bnx2x_dmae_opcode(bp, DMAE_SRC_PCI, DMAE_DST_GRC,
  110. true, DMAE_COMP_GRC);
  111. opcode = bnx2x_dmae_opcode_clr_src_reset(opcode);
  112. memset(dmae, 0, sizeof(struct dmae_command));
  113. dmae->opcode = opcode;
  114. dmae->src_addr_lo = U64_LO(bnx2x_sp_mapping(bp, dmae[0]));
  115. dmae->src_addr_hi = U64_HI(bnx2x_sp_mapping(bp, dmae[0]));
  116. dmae->dst_addr_lo = (DMAE_REG_CMD_MEM +
  117. sizeof(struct dmae_command) *
  118. (loader_idx + 1)) >> 2;
  119. dmae->dst_addr_hi = 0;
  120. dmae->len = sizeof(struct dmae_command) >> 2;
  121. if (CHIP_IS_E1(bp))
  122. dmae->len--;
  123. dmae->comp_addr_lo = dmae_reg_go_c[loader_idx + 1] >> 2;
  124. dmae->comp_addr_hi = 0;
  125. dmae->comp_val = 1;
  126. *stats_comp = 0;
  127. bnx2x_post_dmae(bp, dmae, loader_idx);
  128. } else if (bp->func_stx) {
  129. *stats_comp = 0;
  130. bnx2x_post_dmae(bp, dmae, INIT_DMAE_C(bp));
  131. }
  132. }
  133. static int bnx2x_stats_comp(struct bnx2x *bp)
  134. {
  135. u32 *stats_comp = bnx2x_sp(bp, stats_comp);
  136. int cnt = 10;
  137. might_sleep();
  138. while (*stats_comp != DMAE_COMP_VAL) {
  139. if (!cnt) {
  140. BNX2X_ERR("timeout waiting for stats finished\n");
  141. break;
  142. }
  143. cnt--;
  144. usleep_range(1000, 1000);
  145. }
  146. return 1;
  147. }
  148. /*
  149. * Statistics service functions
  150. */
  151. static void bnx2x_stats_pmf_update(struct bnx2x *bp)
  152. {
  153. struct dmae_command *dmae;
  154. u32 opcode;
  155. int loader_idx = PMF_DMAE_C(bp);
  156. u32 *stats_comp = bnx2x_sp(bp, stats_comp);
  157. /* sanity */
  158. if (!bp->port.pmf || !bp->port.port_stx) {
  159. BNX2X_ERR("BUG!\n");
  160. return;
  161. }
  162. bp->executer_idx = 0;
  163. opcode = bnx2x_dmae_opcode(bp, DMAE_SRC_GRC, DMAE_DST_PCI, false, 0);
  164. dmae = bnx2x_sp(bp, dmae[bp->executer_idx++]);
  165. dmae->opcode = bnx2x_dmae_opcode_add_comp(opcode, DMAE_COMP_GRC);
  166. dmae->src_addr_lo = bp->port.port_stx >> 2;
  167. dmae->src_addr_hi = 0;
  168. dmae->dst_addr_lo = U64_LO(bnx2x_sp_mapping(bp, port_stats));
  169. dmae->dst_addr_hi = U64_HI(bnx2x_sp_mapping(bp, port_stats));
  170. dmae->len = DMAE_LEN32_RD_MAX;
  171. dmae->comp_addr_lo = dmae_reg_go_c[loader_idx] >> 2;
  172. dmae->comp_addr_hi = 0;
  173. dmae->comp_val = 1;
  174. dmae = bnx2x_sp(bp, dmae[bp->executer_idx++]);
  175. dmae->opcode = bnx2x_dmae_opcode_add_comp(opcode, DMAE_COMP_PCI);
  176. dmae->src_addr_lo = (bp->port.port_stx >> 2) + DMAE_LEN32_RD_MAX;
  177. dmae->src_addr_hi = 0;
  178. dmae->dst_addr_lo = U64_LO(bnx2x_sp_mapping(bp, port_stats) +
  179. DMAE_LEN32_RD_MAX * 4);
  180. dmae->dst_addr_hi = U64_HI(bnx2x_sp_mapping(bp, port_stats) +
  181. DMAE_LEN32_RD_MAX * 4);
  182. dmae->len = bnx2x_get_port_stats_dma_len(bp) - DMAE_LEN32_RD_MAX;
  183. dmae->comp_addr_lo = U64_LO(bnx2x_sp_mapping(bp, stats_comp));
  184. dmae->comp_addr_hi = U64_HI(bnx2x_sp_mapping(bp, stats_comp));
  185. dmae->comp_val = DMAE_COMP_VAL;
  186. *stats_comp = 0;
  187. bnx2x_hw_stats_post(bp);
  188. bnx2x_stats_comp(bp);
  189. }
  190. static void bnx2x_port_stats_init(struct bnx2x *bp)
  191. {
  192. struct dmae_command *dmae;
  193. int port = BP_PORT(bp);
  194. u32 opcode;
  195. int loader_idx = PMF_DMAE_C(bp);
  196. u32 mac_addr;
  197. u32 *stats_comp = bnx2x_sp(bp, stats_comp);
  198. /* sanity */
  199. if (!bp->link_vars.link_up || !bp->port.pmf) {
  200. BNX2X_ERR("BUG!\n");
  201. return;
  202. }
  203. bp->executer_idx = 0;
  204. /* MCP */
  205. opcode = bnx2x_dmae_opcode(bp, DMAE_SRC_PCI, DMAE_DST_GRC,
  206. true, DMAE_COMP_GRC);
  207. if (bp->port.port_stx) {
  208. dmae = bnx2x_sp(bp, dmae[bp->executer_idx++]);
  209. dmae->opcode = opcode;
  210. dmae->src_addr_lo = U64_LO(bnx2x_sp_mapping(bp, port_stats));
  211. dmae->src_addr_hi = U64_HI(bnx2x_sp_mapping(bp, port_stats));
  212. dmae->dst_addr_lo = bp->port.port_stx >> 2;
  213. dmae->dst_addr_hi = 0;
  214. dmae->len = bnx2x_get_port_stats_dma_len(bp);
  215. dmae->comp_addr_lo = dmae_reg_go_c[loader_idx] >> 2;
  216. dmae->comp_addr_hi = 0;
  217. dmae->comp_val = 1;
  218. }
  219. if (bp->func_stx) {
  220. dmae = bnx2x_sp(bp, dmae[bp->executer_idx++]);
  221. dmae->opcode = opcode;
  222. dmae->src_addr_lo = U64_LO(bnx2x_sp_mapping(bp, func_stats));
  223. dmae->src_addr_hi = U64_HI(bnx2x_sp_mapping(bp, func_stats));
  224. dmae->dst_addr_lo = bp->func_stx >> 2;
  225. dmae->dst_addr_hi = 0;
  226. dmae->len = sizeof(struct host_func_stats) >> 2;
  227. dmae->comp_addr_lo = dmae_reg_go_c[loader_idx] >> 2;
  228. dmae->comp_addr_hi = 0;
  229. dmae->comp_val = 1;
  230. }
  231. /* MAC */
  232. opcode = bnx2x_dmae_opcode(bp, DMAE_SRC_GRC, DMAE_DST_PCI,
  233. true, DMAE_COMP_GRC);
  234. /* EMAC is special */
  235. if (bp->link_vars.mac_type == MAC_TYPE_EMAC) {
  236. mac_addr = (port ? GRCBASE_EMAC1 : GRCBASE_EMAC0);
  237. /* EMAC_REG_EMAC_RX_STAT_AC (EMAC_REG_EMAC_RX_STAT_AC_COUNT)*/
  238. dmae = bnx2x_sp(bp, dmae[bp->executer_idx++]);
  239. dmae->opcode = opcode;
  240. dmae->src_addr_lo = (mac_addr +
  241. EMAC_REG_EMAC_RX_STAT_AC) >> 2;
  242. dmae->src_addr_hi = 0;
  243. dmae->dst_addr_lo = U64_LO(bnx2x_sp_mapping(bp, mac_stats));
  244. dmae->dst_addr_hi = U64_HI(bnx2x_sp_mapping(bp, mac_stats));
  245. dmae->len = EMAC_REG_EMAC_RX_STAT_AC_COUNT;
  246. dmae->comp_addr_lo = dmae_reg_go_c[loader_idx] >> 2;
  247. dmae->comp_addr_hi = 0;
  248. dmae->comp_val = 1;
  249. /* EMAC_REG_EMAC_RX_STAT_AC_28 */
  250. dmae = bnx2x_sp(bp, dmae[bp->executer_idx++]);
  251. dmae->opcode = opcode;
  252. dmae->src_addr_lo = (mac_addr +
  253. EMAC_REG_EMAC_RX_STAT_AC_28) >> 2;
  254. dmae->src_addr_hi = 0;
  255. dmae->dst_addr_lo = U64_LO(bnx2x_sp_mapping(bp, mac_stats) +
  256. offsetof(struct emac_stats, rx_stat_falsecarriererrors));
  257. dmae->dst_addr_hi = U64_HI(bnx2x_sp_mapping(bp, mac_stats) +
  258. offsetof(struct emac_stats, rx_stat_falsecarriererrors));
  259. dmae->len = 1;
  260. dmae->comp_addr_lo = dmae_reg_go_c[loader_idx] >> 2;
  261. dmae->comp_addr_hi = 0;
  262. dmae->comp_val = 1;
  263. /* EMAC_REG_EMAC_TX_STAT_AC (EMAC_REG_EMAC_TX_STAT_AC_COUNT)*/
  264. dmae = bnx2x_sp(bp, dmae[bp->executer_idx++]);
  265. dmae->opcode = opcode;
  266. dmae->src_addr_lo = (mac_addr +
  267. EMAC_REG_EMAC_TX_STAT_AC) >> 2;
  268. dmae->src_addr_hi = 0;
  269. dmae->dst_addr_lo = U64_LO(bnx2x_sp_mapping(bp, mac_stats) +
  270. offsetof(struct emac_stats, tx_stat_ifhcoutoctets));
  271. dmae->dst_addr_hi = U64_HI(bnx2x_sp_mapping(bp, mac_stats) +
  272. offsetof(struct emac_stats, tx_stat_ifhcoutoctets));
  273. dmae->len = EMAC_REG_EMAC_TX_STAT_AC_COUNT;
  274. dmae->comp_addr_lo = dmae_reg_go_c[loader_idx] >> 2;
  275. dmae->comp_addr_hi = 0;
  276. dmae->comp_val = 1;
  277. } else {
  278. u32 tx_src_addr_lo, rx_src_addr_lo;
  279. u16 rx_len, tx_len;
  280. /* configure the params according to MAC type */
  281. switch (bp->link_vars.mac_type) {
  282. case MAC_TYPE_BMAC:
  283. mac_addr = (port ? NIG_REG_INGRESS_BMAC1_MEM :
  284. NIG_REG_INGRESS_BMAC0_MEM);
  285. /* BIGMAC_REGISTER_TX_STAT_GTPKT ..
  286. BIGMAC_REGISTER_TX_STAT_GTBYT */
  287. if (CHIP_IS_E1x(bp)) {
  288. tx_src_addr_lo = (mac_addr +
  289. BIGMAC_REGISTER_TX_STAT_GTPKT) >> 2;
  290. tx_len = (8 + BIGMAC_REGISTER_TX_STAT_GTBYT -
  291. BIGMAC_REGISTER_TX_STAT_GTPKT) >> 2;
  292. rx_src_addr_lo = (mac_addr +
  293. BIGMAC_REGISTER_RX_STAT_GR64) >> 2;
  294. rx_len = (8 + BIGMAC_REGISTER_RX_STAT_GRIPJ -
  295. BIGMAC_REGISTER_RX_STAT_GR64) >> 2;
  296. } else {
  297. tx_src_addr_lo = (mac_addr +
  298. BIGMAC2_REGISTER_TX_STAT_GTPOK) >> 2;
  299. tx_len = (8 + BIGMAC2_REGISTER_TX_STAT_GTBYT -
  300. BIGMAC2_REGISTER_TX_STAT_GTPOK) >> 2;
  301. rx_src_addr_lo = (mac_addr +
  302. BIGMAC2_REGISTER_RX_STAT_GR64) >> 2;
  303. rx_len = (8 + BIGMAC2_REGISTER_RX_STAT_GRIPJ -
  304. BIGMAC2_REGISTER_RX_STAT_GR64) >> 2;
  305. }
  306. break;
  307. case MAC_TYPE_UMAC: /* handled by MSTAT */
  308. case MAC_TYPE_XMAC: /* handled by MSTAT */
  309. default:
  310. mac_addr = port ? GRCBASE_MSTAT1 : GRCBASE_MSTAT0;
  311. tx_src_addr_lo = (mac_addr +
  312. MSTAT_REG_TX_STAT_GTXPOK_LO) >> 2;
  313. rx_src_addr_lo = (mac_addr +
  314. MSTAT_REG_RX_STAT_GR64_LO) >> 2;
  315. tx_len = sizeof(bp->slowpath->
  316. mac_stats.mstat_stats.stats_tx) >> 2;
  317. rx_len = sizeof(bp->slowpath->
  318. mac_stats.mstat_stats.stats_rx) >> 2;
  319. break;
  320. }
  321. /* TX stats */
  322. dmae = bnx2x_sp(bp, dmae[bp->executer_idx++]);
  323. dmae->opcode = opcode;
  324. dmae->src_addr_lo = tx_src_addr_lo;
  325. dmae->src_addr_hi = 0;
  326. dmae->len = tx_len;
  327. dmae->dst_addr_lo = U64_LO(bnx2x_sp_mapping(bp, mac_stats));
  328. dmae->dst_addr_hi = U64_HI(bnx2x_sp_mapping(bp, mac_stats));
  329. dmae->comp_addr_lo = dmae_reg_go_c[loader_idx] >> 2;
  330. dmae->comp_addr_hi = 0;
  331. dmae->comp_val = 1;
  332. /* RX stats */
  333. dmae = bnx2x_sp(bp, dmae[bp->executer_idx++]);
  334. dmae->opcode = opcode;
  335. dmae->src_addr_hi = 0;
  336. dmae->src_addr_lo = rx_src_addr_lo;
  337. dmae->dst_addr_lo =
  338. U64_LO(bnx2x_sp_mapping(bp, mac_stats) + (tx_len << 2));
  339. dmae->dst_addr_hi =
  340. U64_HI(bnx2x_sp_mapping(bp, mac_stats) + (tx_len << 2));
  341. dmae->len = rx_len;
  342. dmae->comp_addr_lo = dmae_reg_go_c[loader_idx] >> 2;
  343. dmae->comp_addr_hi = 0;
  344. dmae->comp_val = 1;
  345. }
  346. /* NIG */
  347. if (!CHIP_IS_E3(bp)) {
  348. dmae = bnx2x_sp(bp, dmae[bp->executer_idx++]);
  349. dmae->opcode = opcode;
  350. dmae->src_addr_lo = (port ? NIG_REG_STAT1_EGRESS_MAC_PKT0 :
  351. NIG_REG_STAT0_EGRESS_MAC_PKT0) >> 2;
  352. dmae->src_addr_hi = 0;
  353. dmae->dst_addr_lo = U64_LO(bnx2x_sp_mapping(bp, nig_stats) +
  354. offsetof(struct nig_stats, egress_mac_pkt0_lo));
  355. dmae->dst_addr_hi = U64_HI(bnx2x_sp_mapping(bp, nig_stats) +
  356. offsetof(struct nig_stats, egress_mac_pkt0_lo));
  357. dmae->len = (2*sizeof(u32)) >> 2;
  358. dmae->comp_addr_lo = dmae_reg_go_c[loader_idx] >> 2;
  359. dmae->comp_addr_hi = 0;
  360. dmae->comp_val = 1;
  361. dmae = bnx2x_sp(bp, dmae[bp->executer_idx++]);
  362. dmae->opcode = opcode;
  363. dmae->src_addr_lo = (port ? NIG_REG_STAT1_EGRESS_MAC_PKT1 :
  364. NIG_REG_STAT0_EGRESS_MAC_PKT1) >> 2;
  365. dmae->src_addr_hi = 0;
  366. dmae->dst_addr_lo = U64_LO(bnx2x_sp_mapping(bp, nig_stats) +
  367. offsetof(struct nig_stats, egress_mac_pkt1_lo));
  368. dmae->dst_addr_hi = U64_HI(bnx2x_sp_mapping(bp, nig_stats) +
  369. offsetof(struct nig_stats, egress_mac_pkt1_lo));
  370. dmae->len = (2*sizeof(u32)) >> 2;
  371. dmae->comp_addr_lo = dmae_reg_go_c[loader_idx] >> 2;
  372. dmae->comp_addr_hi = 0;
  373. dmae->comp_val = 1;
  374. }
  375. dmae = bnx2x_sp(bp, dmae[bp->executer_idx++]);
  376. dmae->opcode = bnx2x_dmae_opcode(bp, DMAE_SRC_GRC, DMAE_DST_PCI,
  377. true, DMAE_COMP_PCI);
  378. dmae->src_addr_lo = (port ? NIG_REG_STAT1_BRB_DISCARD :
  379. NIG_REG_STAT0_BRB_DISCARD) >> 2;
  380. dmae->src_addr_hi = 0;
  381. dmae->dst_addr_lo = U64_LO(bnx2x_sp_mapping(bp, nig_stats));
  382. dmae->dst_addr_hi = U64_HI(bnx2x_sp_mapping(bp, nig_stats));
  383. dmae->len = (sizeof(struct nig_stats) - 4*sizeof(u32)) >> 2;
  384. dmae->comp_addr_lo = U64_LO(bnx2x_sp_mapping(bp, stats_comp));
  385. dmae->comp_addr_hi = U64_HI(bnx2x_sp_mapping(bp, stats_comp));
  386. dmae->comp_val = DMAE_COMP_VAL;
  387. *stats_comp = 0;
  388. }
  389. static void bnx2x_func_stats_init(struct bnx2x *bp)
  390. {
  391. struct dmae_command *dmae = &bp->stats_dmae;
  392. u32 *stats_comp = bnx2x_sp(bp, stats_comp);
  393. /* sanity */
  394. if (!bp->func_stx) {
  395. BNX2X_ERR("BUG!\n");
  396. return;
  397. }
  398. bp->executer_idx = 0;
  399. memset(dmae, 0, sizeof(struct dmae_command));
  400. dmae->opcode = bnx2x_dmae_opcode(bp, DMAE_SRC_PCI, DMAE_DST_GRC,
  401. true, DMAE_COMP_PCI);
  402. dmae->src_addr_lo = U64_LO(bnx2x_sp_mapping(bp, func_stats));
  403. dmae->src_addr_hi = U64_HI(bnx2x_sp_mapping(bp, func_stats));
  404. dmae->dst_addr_lo = bp->func_stx >> 2;
  405. dmae->dst_addr_hi = 0;
  406. dmae->len = sizeof(struct host_func_stats) >> 2;
  407. dmae->comp_addr_lo = U64_LO(bnx2x_sp_mapping(bp, stats_comp));
  408. dmae->comp_addr_hi = U64_HI(bnx2x_sp_mapping(bp, stats_comp));
  409. dmae->comp_val = DMAE_COMP_VAL;
  410. *stats_comp = 0;
  411. }
  412. static void bnx2x_stats_start(struct bnx2x *bp)
  413. {
  414. if (bp->port.pmf)
  415. bnx2x_port_stats_init(bp);
  416. else if (bp->func_stx)
  417. bnx2x_func_stats_init(bp);
  418. bnx2x_hw_stats_post(bp);
  419. bnx2x_storm_stats_post(bp);
  420. }
  421. static void bnx2x_stats_pmf_start(struct bnx2x *bp)
  422. {
  423. bnx2x_stats_comp(bp);
  424. bnx2x_stats_pmf_update(bp);
  425. bnx2x_stats_start(bp);
  426. }
  427. static void bnx2x_stats_restart(struct bnx2x *bp)
  428. {
  429. bnx2x_stats_comp(bp);
  430. bnx2x_stats_start(bp);
  431. }
  432. static void bnx2x_bmac_stats_update(struct bnx2x *bp)
  433. {
  434. struct host_port_stats *pstats = bnx2x_sp(bp, port_stats);
  435. struct bnx2x_eth_stats *estats = &bp->eth_stats;
  436. struct {
  437. u32 lo;
  438. u32 hi;
  439. } diff;
  440. if (CHIP_IS_E1x(bp)) {
  441. struct bmac1_stats *new = bnx2x_sp(bp, mac_stats.bmac1_stats);
  442. /* the macros below will use "bmac1_stats" type */
  443. UPDATE_STAT64(rx_stat_grerb, rx_stat_ifhcinbadoctets);
  444. UPDATE_STAT64(rx_stat_grfcs, rx_stat_dot3statsfcserrors);
  445. UPDATE_STAT64(rx_stat_grund, rx_stat_etherstatsundersizepkts);
  446. UPDATE_STAT64(rx_stat_grovr, rx_stat_dot3statsframestoolong);
  447. UPDATE_STAT64(rx_stat_grfrg, rx_stat_etherstatsfragments);
  448. UPDATE_STAT64(rx_stat_grjbr, rx_stat_etherstatsjabbers);
  449. UPDATE_STAT64(rx_stat_grxcf, rx_stat_maccontrolframesreceived);
  450. UPDATE_STAT64(rx_stat_grxpf, rx_stat_xoffstateentered);
  451. UPDATE_STAT64(rx_stat_grxpf, rx_stat_mac_xpf);
  452. UPDATE_STAT64(tx_stat_gtxpf, tx_stat_outxoffsent);
  453. UPDATE_STAT64(tx_stat_gtxpf, tx_stat_flowcontroldone);
  454. UPDATE_STAT64(tx_stat_gt64, tx_stat_etherstatspkts64octets);
  455. UPDATE_STAT64(tx_stat_gt127,
  456. tx_stat_etherstatspkts65octetsto127octets);
  457. UPDATE_STAT64(tx_stat_gt255,
  458. tx_stat_etherstatspkts128octetsto255octets);
  459. UPDATE_STAT64(tx_stat_gt511,
  460. tx_stat_etherstatspkts256octetsto511octets);
  461. UPDATE_STAT64(tx_stat_gt1023,
  462. tx_stat_etherstatspkts512octetsto1023octets);
  463. UPDATE_STAT64(tx_stat_gt1518,
  464. tx_stat_etherstatspkts1024octetsto1522octets);
  465. UPDATE_STAT64(tx_stat_gt2047, tx_stat_mac_2047);
  466. UPDATE_STAT64(tx_stat_gt4095, tx_stat_mac_4095);
  467. UPDATE_STAT64(tx_stat_gt9216, tx_stat_mac_9216);
  468. UPDATE_STAT64(tx_stat_gt16383, tx_stat_mac_16383);
  469. UPDATE_STAT64(tx_stat_gterr,
  470. tx_stat_dot3statsinternalmactransmiterrors);
  471. UPDATE_STAT64(tx_stat_gtufl, tx_stat_mac_ufl);
  472. } else {
  473. struct bmac2_stats *new = bnx2x_sp(bp, mac_stats.bmac2_stats);
  474. /* the macros below will use "bmac2_stats" type */
  475. UPDATE_STAT64(rx_stat_grerb, rx_stat_ifhcinbadoctets);
  476. UPDATE_STAT64(rx_stat_grfcs, rx_stat_dot3statsfcserrors);
  477. UPDATE_STAT64(rx_stat_grund, rx_stat_etherstatsundersizepkts);
  478. UPDATE_STAT64(rx_stat_grovr, rx_stat_dot3statsframestoolong);
  479. UPDATE_STAT64(rx_stat_grfrg, rx_stat_etherstatsfragments);
  480. UPDATE_STAT64(rx_stat_grjbr, rx_stat_etherstatsjabbers);
  481. UPDATE_STAT64(rx_stat_grxcf, rx_stat_maccontrolframesreceived);
  482. UPDATE_STAT64(rx_stat_grxpf, rx_stat_xoffstateentered);
  483. UPDATE_STAT64(rx_stat_grxpf, rx_stat_mac_xpf);
  484. UPDATE_STAT64(tx_stat_gtxpf, tx_stat_outxoffsent);
  485. UPDATE_STAT64(tx_stat_gtxpf, tx_stat_flowcontroldone);
  486. UPDATE_STAT64(tx_stat_gt64, tx_stat_etherstatspkts64octets);
  487. UPDATE_STAT64(tx_stat_gt127,
  488. tx_stat_etherstatspkts65octetsto127octets);
  489. UPDATE_STAT64(tx_stat_gt255,
  490. tx_stat_etherstatspkts128octetsto255octets);
  491. UPDATE_STAT64(tx_stat_gt511,
  492. tx_stat_etherstatspkts256octetsto511octets);
  493. UPDATE_STAT64(tx_stat_gt1023,
  494. tx_stat_etherstatspkts512octetsto1023octets);
  495. UPDATE_STAT64(tx_stat_gt1518,
  496. tx_stat_etherstatspkts1024octetsto1522octets);
  497. UPDATE_STAT64(tx_stat_gt2047, tx_stat_mac_2047);
  498. UPDATE_STAT64(tx_stat_gt4095, tx_stat_mac_4095);
  499. UPDATE_STAT64(tx_stat_gt9216, tx_stat_mac_9216);
  500. UPDATE_STAT64(tx_stat_gt16383, tx_stat_mac_16383);
  501. UPDATE_STAT64(tx_stat_gterr,
  502. tx_stat_dot3statsinternalmactransmiterrors);
  503. UPDATE_STAT64(tx_stat_gtufl, tx_stat_mac_ufl);
  504. /* collect PFC stats */
  505. pstats->pfc_frames_tx_hi = new->tx_stat_gtpp_hi;
  506. pstats->pfc_frames_tx_lo = new->tx_stat_gtpp_lo;
  507. pstats->pfc_frames_rx_hi = new->rx_stat_grpp_hi;
  508. pstats->pfc_frames_rx_lo = new->rx_stat_grpp_lo;
  509. }
  510. estats->pause_frames_received_hi =
  511. pstats->mac_stx[1].rx_stat_mac_xpf_hi;
  512. estats->pause_frames_received_lo =
  513. pstats->mac_stx[1].rx_stat_mac_xpf_lo;
  514. estats->pause_frames_sent_hi =
  515. pstats->mac_stx[1].tx_stat_outxoffsent_hi;
  516. estats->pause_frames_sent_lo =
  517. pstats->mac_stx[1].tx_stat_outxoffsent_lo;
  518. estats->pfc_frames_received_hi =
  519. pstats->pfc_frames_rx_hi;
  520. estats->pfc_frames_received_lo =
  521. pstats->pfc_frames_rx_lo;
  522. estats->pfc_frames_sent_hi =
  523. pstats->pfc_frames_tx_hi;
  524. estats->pfc_frames_sent_lo =
  525. pstats->pfc_frames_tx_lo;
  526. }
  527. static void bnx2x_mstat_stats_update(struct bnx2x *bp)
  528. {
  529. struct host_port_stats *pstats = bnx2x_sp(bp, port_stats);
  530. struct bnx2x_eth_stats *estats = &bp->eth_stats;
  531. struct mstat_stats *new = bnx2x_sp(bp, mac_stats.mstat_stats);
  532. ADD_STAT64(stats_rx.rx_grerb, rx_stat_ifhcinbadoctets);
  533. ADD_STAT64(stats_rx.rx_grfcs, rx_stat_dot3statsfcserrors);
  534. ADD_STAT64(stats_rx.rx_grund, rx_stat_etherstatsundersizepkts);
  535. ADD_STAT64(stats_rx.rx_grovr, rx_stat_dot3statsframestoolong);
  536. ADD_STAT64(stats_rx.rx_grfrg, rx_stat_etherstatsfragments);
  537. ADD_STAT64(stats_rx.rx_grxcf, rx_stat_maccontrolframesreceived);
  538. ADD_STAT64(stats_rx.rx_grxpf, rx_stat_xoffstateentered);
  539. ADD_STAT64(stats_rx.rx_grxpf, rx_stat_mac_xpf);
  540. ADD_STAT64(stats_tx.tx_gtxpf, tx_stat_outxoffsent);
  541. ADD_STAT64(stats_tx.tx_gtxpf, tx_stat_flowcontroldone);
  542. /* collect pfc stats */
  543. ADD_64(pstats->pfc_frames_tx_hi, new->stats_tx.tx_gtxpp_hi,
  544. pstats->pfc_frames_tx_lo, new->stats_tx.tx_gtxpp_lo);
  545. ADD_64(pstats->pfc_frames_rx_hi, new->stats_rx.rx_grxpp_hi,
  546. pstats->pfc_frames_rx_lo, new->stats_rx.rx_grxpp_lo);
  547. ADD_STAT64(stats_tx.tx_gt64, tx_stat_etherstatspkts64octets);
  548. ADD_STAT64(stats_tx.tx_gt127,
  549. tx_stat_etherstatspkts65octetsto127octets);
  550. ADD_STAT64(stats_tx.tx_gt255,
  551. tx_stat_etherstatspkts128octetsto255octets);
  552. ADD_STAT64(stats_tx.tx_gt511,
  553. tx_stat_etherstatspkts256octetsto511octets);
  554. ADD_STAT64(stats_tx.tx_gt1023,
  555. tx_stat_etherstatspkts512octetsto1023octets);
  556. ADD_STAT64(stats_tx.tx_gt1518,
  557. tx_stat_etherstatspkts1024octetsto1522octets);
  558. ADD_STAT64(stats_tx.tx_gt2047, tx_stat_mac_2047);
  559. ADD_STAT64(stats_tx.tx_gt4095, tx_stat_mac_4095);
  560. ADD_STAT64(stats_tx.tx_gt9216, tx_stat_mac_9216);
  561. ADD_STAT64(stats_tx.tx_gt16383, tx_stat_mac_16383);
  562. ADD_STAT64(stats_tx.tx_gterr,
  563. tx_stat_dot3statsinternalmactransmiterrors);
  564. ADD_STAT64(stats_tx.tx_gtufl, tx_stat_mac_ufl);
  565. estats->etherstatspkts1024octetsto1522octets_hi =
  566. pstats->mac_stx[1].tx_stat_etherstatspkts1024octetsto1522octets_hi;
  567. estats->etherstatspkts1024octetsto1522octets_lo =
  568. pstats->mac_stx[1].tx_stat_etherstatspkts1024octetsto1522octets_lo;
  569. estats->etherstatspktsover1522octets_hi =
  570. pstats->mac_stx[1].tx_stat_mac_2047_hi;
  571. estats->etherstatspktsover1522octets_lo =
  572. pstats->mac_stx[1].tx_stat_mac_2047_lo;
  573. ADD_64(estats->etherstatspktsover1522octets_hi,
  574. pstats->mac_stx[1].tx_stat_mac_4095_hi,
  575. estats->etherstatspktsover1522octets_lo,
  576. pstats->mac_stx[1].tx_stat_mac_4095_lo);
  577. ADD_64(estats->etherstatspktsover1522octets_hi,
  578. pstats->mac_stx[1].tx_stat_mac_9216_hi,
  579. estats->etherstatspktsover1522octets_lo,
  580. pstats->mac_stx[1].tx_stat_mac_9216_lo);
  581. ADD_64(estats->etherstatspktsover1522octets_hi,
  582. pstats->mac_stx[1].tx_stat_mac_16383_hi,
  583. estats->etherstatspktsover1522octets_lo,
  584. pstats->mac_stx[1].tx_stat_mac_16383_lo);
  585. estats->pause_frames_received_hi =
  586. pstats->mac_stx[1].rx_stat_mac_xpf_hi;
  587. estats->pause_frames_received_lo =
  588. pstats->mac_stx[1].rx_stat_mac_xpf_lo;
  589. estats->pause_frames_sent_hi =
  590. pstats->mac_stx[1].tx_stat_outxoffsent_hi;
  591. estats->pause_frames_sent_lo =
  592. pstats->mac_stx[1].tx_stat_outxoffsent_lo;
  593. estats->pfc_frames_received_hi =
  594. pstats->pfc_frames_rx_hi;
  595. estats->pfc_frames_received_lo =
  596. pstats->pfc_frames_rx_lo;
  597. estats->pfc_frames_sent_hi =
  598. pstats->pfc_frames_tx_hi;
  599. estats->pfc_frames_sent_lo =
  600. pstats->pfc_frames_tx_lo;
  601. }
  602. static void bnx2x_emac_stats_update(struct bnx2x *bp)
  603. {
  604. struct emac_stats *new = bnx2x_sp(bp, mac_stats.emac_stats);
  605. struct host_port_stats *pstats = bnx2x_sp(bp, port_stats);
  606. struct bnx2x_eth_stats *estats = &bp->eth_stats;
  607. UPDATE_EXTEND_STAT(rx_stat_ifhcinbadoctets);
  608. UPDATE_EXTEND_STAT(tx_stat_ifhcoutbadoctets);
  609. UPDATE_EXTEND_STAT(rx_stat_dot3statsfcserrors);
  610. UPDATE_EXTEND_STAT(rx_stat_dot3statsalignmenterrors);
  611. UPDATE_EXTEND_STAT(rx_stat_dot3statscarriersenseerrors);
  612. UPDATE_EXTEND_STAT(rx_stat_falsecarriererrors);
  613. UPDATE_EXTEND_STAT(rx_stat_etherstatsundersizepkts);
  614. UPDATE_EXTEND_STAT(rx_stat_dot3statsframestoolong);
  615. UPDATE_EXTEND_STAT(rx_stat_etherstatsfragments);
  616. UPDATE_EXTEND_STAT(rx_stat_etherstatsjabbers);
  617. UPDATE_EXTEND_STAT(rx_stat_maccontrolframesreceived);
  618. UPDATE_EXTEND_STAT(rx_stat_xoffstateentered);
  619. UPDATE_EXTEND_STAT(rx_stat_xonpauseframesreceived);
  620. UPDATE_EXTEND_STAT(rx_stat_xoffpauseframesreceived);
  621. UPDATE_EXTEND_STAT(tx_stat_outxonsent);
  622. UPDATE_EXTEND_STAT(tx_stat_outxoffsent);
  623. UPDATE_EXTEND_STAT(tx_stat_flowcontroldone);
  624. UPDATE_EXTEND_STAT(tx_stat_etherstatscollisions);
  625. UPDATE_EXTEND_STAT(tx_stat_dot3statssinglecollisionframes);
  626. UPDATE_EXTEND_STAT(tx_stat_dot3statsmultiplecollisionframes);
  627. UPDATE_EXTEND_STAT(tx_stat_dot3statsdeferredtransmissions);
  628. UPDATE_EXTEND_STAT(tx_stat_dot3statsexcessivecollisions);
  629. UPDATE_EXTEND_STAT(tx_stat_dot3statslatecollisions);
  630. UPDATE_EXTEND_STAT(tx_stat_etherstatspkts64octets);
  631. UPDATE_EXTEND_STAT(tx_stat_etherstatspkts65octetsto127octets);
  632. UPDATE_EXTEND_STAT(tx_stat_etherstatspkts128octetsto255octets);
  633. UPDATE_EXTEND_STAT(tx_stat_etherstatspkts256octetsto511octets);
  634. UPDATE_EXTEND_STAT(tx_stat_etherstatspkts512octetsto1023octets);
  635. UPDATE_EXTEND_STAT(tx_stat_etherstatspkts1024octetsto1522octets);
  636. UPDATE_EXTEND_STAT(tx_stat_etherstatspktsover1522octets);
  637. UPDATE_EXTEND_STAT(tx_stat_dot3statsinternalmactransmiterrors);
  638. estats->pause_frames_received_hi =
  639. pstats->mac_stx[1].rx_stat_xonpauseframesreceived_hi;
  640. estats->pause_frames_received_lo =
  641. pstats->mac_stx[1].rx_stat_xonpauseframesreceived_lo;
  642. ADD_64(estats->pause_frames_received_hi,
  643. pstats->mac_stx[1].rx_stat_xoffpauseframesreceived_hi,
  644. estats->pause_frames_received_lo,
  645. pstats->mac_stx[1].rx_stat_xoffpauseframesreceived_lo);
  646. estats->pause_frames_sent_hi =
  647. pstats->mac_stx[1].tx_stat_outxonsent_hi;
  648. estats->pause_frames_sent_lo =
  649. pstats->mac_stx[1].tx_stat_outxonsent_lo;
  650. ADD_64(estats->pause_frames_sent_hi,
  651. pstats->mac_stx[1].tx_stat_outxoffsent_hi,
  652. estats->pause_frames_sent_lo,
  653. pstats->mac_stx[1].tx_stat_outxoffsent_lo);
  654. }
  655. static int bnx2x_hw_stats_update(struct bnx2x *bp)
  656. {
  657. struct nig_stats *new = bnx2x_sp(bp, nig_stats);
  658. struct nig_stats *old = &(bp->port.old_nig_stats);
  659. struct host_port_stats *pstats = bnx2x_sp(bp, port_stats);
  660. struct bnx2x_eth_stats *estats = &bp->eth_stats;
  661. struct {
  662. u32 lo;
  663. u32 hi;
  664. } diff;
  665. switch (bp->link_vars.mac_type) {
  666. case MAC_TYPE_BMAC:
  667. bnx2x_bmac_stats_update(bp);
  668. break;
  669. case MAC_TYPE_EMAC:
  670. bnx2x_emac_stats_update(bp);
  671. break;
  672. case MAC_TYPE_UMAC:
  673. case MAC_TYPE_XMAC:
  674. bnx2x_mstat_stats_update(bp);
  675. break;
  676. case MAC_TYPE_NONE: /* unreached */
  677. DP(BNX2X_MSG_STATS,
  678. "stats updated by DMAE but no MAC active\n");
  679. return -1;
  680. default: /* unreached */
  681. BNX2X_ERR("Unknown MAC type\n");
  682. }
  683. ADD_EXTEND_64(pstats->brb_drop_hi, pstats->brb_drop_lo,
  684. new->brb_discard - old->brb_discard);
  685. ADD_EXTEND_64(estats->brb_truncate_hi, estats->brb_truncate_lo,
  686. new->brb_truncate - old->brb_truncate);
  687. if (!CHIP_IS_E3(bp)) {
  688. UPDATE_STAT64_NIG(egress_mac_pkt0,
  689. etherstatspkts1024octetsto1522octets);
  690. UPDATE_STAT64_NIG(egress_mac_pkt1,
  691. etherstatspktsover1522octets);
  692. }
  693. memcpy(old, new, sizeof(struct nig_stats));
  694. memcpy(&(estats->rx_stat_ifhcinbadoctets_hi), &(pstats->mac_stx[1]),
  695. sizeof(struct mac_stx));
  696. estats->brb_drop_hi = pstats->brb_drop_hi;
  697. estats->brb_drop_lo = pstats->brb_drop_lo;
  698. pstats->host_port_stats_counter++;
  699. if (CHIP_IS_E3(bp)) {
  700. u32 lpi_reg = BP_PORT(bp) ? MISC_REG_CPMU_LP_SM_ENT_CNT_P1
  701. : MISC_REG_CPMU_LP_SM_ENT_CNT_P0;
  702. estats->eee_tx_lpi += REG_RD(bp, lpi_reg);
  703. }
  704. if (!BP_NOMCP(bp)) {
  705. u32 nig_timer_max =
  706. SHMEM_RD(bp, port_mb[BP_PORT(bp)].stat_nig_timer);
  707. if (nig_timer_max != estats->nig_timer_max) {
  708. estats->nig_timer_max = nig_timer_max;
  709. BNX2X_ERR("NIG timer max (%u)\n",
  710. estats->nig_timer_max);
  711. }
  712. }
  713. return 0;
  714. }
  715. static int bnx2x_storm_stats_update(struct bnx2x *bp)
  716. {
  717. struct tstorm_per_port_stats *tport =
  718. &bp->fw_stats_data->port.tstorm_port_statistics;
  719. struct tstorm_per_pf_stats *tfunc =
  720. &bp->fw_stats_data->pf.tstorm_pf_statistics;
  721. struct host_func_stats *fstats = &bp->func_stats;
  722. struct bnx2x_eth_stats *estats = &bp->eth_stats;
  723. struct bnx2x_eth_stats_old *estats_old = &bp->eth_stats_old;
  724. struct stats_counter *counters = &bp->fw_stats_data->storm_counters;
  725. int i;
  726. u16 cur_stats_counter;
  727. /* Make sure we use the value of the counter
  728. * used for sending the last stats ramrod.
  729. */
  730. spin_lock_bh(&bp->stats_lock);
  731. cur_stats_counter = bp->stats_counter - 1;
  732. spin_unlock_bh(&bp->stats_lock);
  733. /* are storm stats valid? */
  734. if (le16_to_cpu(counters->xstats_counter) != cur_stats_counter) {
  735. DP(BNX2X_MSG_STATS,
  736. "stats not updated by xstorm xstorm counter (0x%x) != stats_counter (0x%x)\n",
  737. le16_to_cpu(counters->xstats_counter), bp->stats_counter);
  738. return -EAGAIN;
  739. }
  740. if (le16_to_cpu(counters->ustats_counter) != cur_stats_counter) {
  741. DP(BNX2X_MSG_STATS,
  742. "stats not updated by ustorm ustorm counter (0x%x) != stats_counter (0x%x)\n",
  743. le16_to_cpu(counters->ustats_counter), bp->stats_counter);
  744. return -EAGAIN;
  745. }
  746. if (le16_to_cpu(counters->cstats_counter) != cur_stats_counter) {
  747. DP(BNX2X_MSG_STATS,
  748. "stats not updated by cstorm cstorm counter (0x%x) != stats_counter (0x%x)\n",
  749. le16_to_cpu(counters->cstats_counter), bp->stats_counter);
  750. return -EAGAIN;
  751. }
  752. if (le16_to_cpu(counters->tstats_counter) != cur_stats_counter) {
  753. DP(BNX2X_MSG_STATS,
  754. "stats not updated by tstorm tstorm counter (0x%x) != stats_counter (0x%x)\n",
  755. le16_to_cpu(counters->tstats_counter), bp->stats_counter);
  756. return -EAGAIN;
  757. }
  758. estats->error_bytes_received_hi = 0;
  759. estats->error_bytes_received_lo = 0;
  760. for_each_eth_queue(bp, i) {
  761. struct bnx2x_fastpath *fp = &bp->fp[i];
  762. struct tstorm_per_queue_stats *tclient =
  763. &bp->fw_stats_data->queue_stats[i].
  764. tstorm_queue_statistics;
  765. struct tstorm_per_queue_stats *old_tclient =
  766. &bnx2x_fp_stats(bp, fp)->old_tclient;
  767. struct ustorm_per_queue_stats *uclient =
  768. &bp->fw_stats_data->queue_stats[i].
  769. ustorm_queue_statistics;
  770. struct ustorm_per_queue_stats *old_uclient =
  771. &bnx2x_fp_stats(bp, fp)->old_uclient;
  772. struct xstorm_per_queue_stats *xclient =
  773. &bp->fw_stats_data->queue_stats[i].
  774. xstorm_queue_statistics;
  775. struct xstorm_per_queue_stats *old_xclient =
  776. &bnx2x_fp_stats(bp, fp)->old_xclient;
  777. struct bnx2x_eth_q_stats *qstats =
  778. &bnx2x_fp_stats(bp, fp)->eth_q_stats;
  779. struct bnx2x_eth_q_stats_old *qstats_old =
  780. &bnx2x_fp_stats(bp, fp)->eth_q_stats_old;
  781. u32 diff;
  782. DP(BNX2X_MSG_STATS, "queue[%d]: ucast_sent 0x%x, bcast_sent 0x%x mcast_sent 0x%x\n",
  783. i, xclient->ucast_pkts_sent,
  784. xclient->bcast_pkts_sent, xclient->mcast_pkts_sent);
  785. DP(BNX2X_MSG_STATS, "---------------\n");
  786. UPDATE_QSTAT(tclient->rcv_bcast_bytes,
  787. total_broadcast_bytes_received);
  788. UPDATE_QSTAT(tclient->rcv_mcast_bytes,
  789. total_multicast_bytes_received);
  790. UPDATE_QSTAT(tclient->rcv_ucast_bytes,
  791. total_unicast_bytes_received);
  792. /*
  793. * sum to total_bytes_received all
  794. * unicast/multicast/broadcast
  795. */
  796. qstats->total_bytes_received_hi =
  797. qstats->total_broadcast_bytes_received_hi;
  798. qstats->total_bytes_received_lo =
  799. qstats->total_broadcast_bytes_received_lo;
  800. ADD_64(qstats->total_bytes_received_hi,
  801. qstats->total_multicast_bytes_received_hi,
  802. qstats->total_bytes_received_lo,
  803. qstats->total_multicast_bytes_received_lo);
  804. ADD_64(qstats->total_bytes_received_hi,
  805. qstats->total_unicast_bytes_received_hi,
  806. qstats->total_bytes_received_lo,
  807. qstats->total_unicast_bytes_received_lo);
  808. qstats->valid_bytes_received_hi =
  809. qstats->total_bytes_received_hi;
  810. qstats->valid_bytes_received_lo =
  811. qstats->total_bytes_received_lo;
  812. UPDATE_EXTEND_TSTAT(rcv_ucast_pkts,
  813. total_unicast_packets_received);
  814. UPDATE_EXTEND_TSTAT(rcv_mcast_pkts,
  815. total_multicast_packets_received);
  816. UPDATE_EXTEND_TSTAT(rcv_bcast_pkts,
  817. total_broadcast_packets_received);
  818. UPDATE_EXTEND_E_TSTAT(pkts_too_big_discard,
  819. etherstatsoverrsizepkts);
  820. UPDATE_EXTEND_E_TSTAT(no_buff_discard, no_buff_discard);
  821. SUB_EXTEND_USTAT(ucast_no_buff_pkts,
  822. total_unicast_packets_received);
  823. SUB_EXTEND_USTAT(mcast_no_buff_pkts,
  824. total_multicast_packets_received);
  825. SUB_EXTEND_USTAT(bcast_no_buff_pkts,
  826. total_broadcast_packets_received);
  827. UPDATE_EXTEND_E_USTAT(ucast_no_buff_pkts, no_buff_discard);
  828. UPDATE_EXTEND_E_USTAT(mcast_no_buff_pkts, no_buff_discard);
  829. UPDATE_EXTEND_E_USTAT(bcast_no_buff_pkts, no_buff_discard);
  830. UPDATE_QSTAT(xclient->bcast_bytes_sent,
  831. total_broadcast_bytes_transmitted);
  832. UPDATE_QSTAT(xclient->mcast_bytes_sent,
  833. total_multicast_bytes_transmitted);
  834. UPDATE_QSTAT(xclient->ucast_bytes_sent,
  835. total_unicast_bytes_transmitted);
  836. /*
  837. * sum to total_bytes_transmitted all
  838. * unicast/multicast/broadcast
  839. */
  840. qstats->total_bytes_transmitted_hi =
  841. qstats->total_unicast_bytes_transmitted_hi;
  842. qstats->total_bytes_transmitted_lo =
  843. qstats->total_unicast_bytes_transmitted_lo;
  844. ADD_64(qstats->total_bytes_transmitted_hi,
  845. qstats->total_broadcast_bytes_transmitted_hi,
  846. qstats->total_bytes_transmitted_lo,
  847. qstats->total_broadcast_bytes_transmitted_lo);
  848. ADD_64(qstats->total_bytes_transmitted_hi,
  849. qstats->total_multicast_bytes_transmitted_hi,
  850. qstats->total_bytes_transmitted_lo,
  851. qstats->total_multicast_bytes_transmitted_lo);
  852. UPDATE_EXTEND_XSTAT(ucast_pkts_sent,
  853. total_unicast_packets_transmitted);
  854. UPDATE_EXTEND_XSTAT(mcast_pkts_sent,
  855. total_multicast_packets_transmitted);
  856. UPDATE_EXTEND_XSTAT(bcast_pkts_sent,
  857. total_broadcast_packets_transmitted);
  858. UPDATE_EXTEND_TSTAT(checksum_discard,
  859. total_packets_received_checksum_discarded);
  860. UPDATE_EXTEND_TSTAT(ttl0_discard,
  861. total_packets_received_ttl0_discarded);
  862. UPDATE_EXTEND_XSTAT(error_drop_pkts,
  863. total_transmitted_dropped_packets_error);
  864. /* TPA aggregations completed */
  865. UPDATE_EXTEND_E_USTAT(coalesced_events, total_tpa_aggregations);
  866. /* Number of network frames aggregated by TPA */
  867. UPDATE_EXTEND_E_USTAT(coalesced_pkts,
  868. total_tpa_aggregated_frames);
  869. /* Total number of bytes in completed TPA aggregations */
  870. UPDATE_QSTAT(uclient->coalesced_bytes, total_tpa_bytes);
  871. UPDATE_ESTAT_QSTAT_64(total_tpa_bytes);
  872. UPDATE_FSTAT_QSTAT(total_bytes_received);
  873. UPDATE_FSTAT_QSTAT(total_bytes_transmitted);
  874. UPDATE_FSTAT_QSTAT(total_unicast_packets_received);
  875. UPDATE_FSTAT_QSTAT(total_multicast_packets_received);
  876. UPDATE_FSTAT_QSTAT(total_broadcast_packets_received);
  877. UPDATE_FSTAT_QSTAT(total_unicast_packets_transmitted);
  878. UPDATE_FSTAT_QSTAT(total_multicast_packets_transmitted);
  879. UPDATE_FSTAT_QSTAT(total_broadcast_packets_transmitted);
  880. UPDATE_FSTAT_QSTAT(valid_bytes_received);
  881. }
  882. ADD_64(estats->total_bytes_received_hi,
  883. estats->rx_stat_ifhcinbadoctets_hi,
  884. estats->total_bytes_received_lo,
  885. estats->rx_stat_ifhcinbadoctets_lo);
  886. ADD_64(estats->total_bytes_received_hi,
  887. le32_to_cpu(tfunc->rcv_error_bytes.hi),
  888. estats->total_bytes_received_lo,
  889. le32_to_cpu(tfunc->rcv_error_bytes.lo));
  890. ADD_64(estats->error_bytes_received_hi,
  891. le32_to_cpu(tfunc->rcv_error_bytes.hi),
  892. estats->error_bytes_received_lo,
  893. le32_to_cpu(tfunc->rcv_error_bytes.lo));
  894. UPDATE_ESTAT(etherstatsoverrsizepkts, rx_stat_dot3statsframestoolong);
  895. ADD_64(estats->error_bytes_received_hi,
  896. estats->rx_stat_ifhcinbadoctets_hi,
  897. estats->error_bytes_received_lo,
  898. estats->rx_stat_ifhcinbadoctets_lo);
  899. if (bp->port.pmf) {
  900. struct bnx2x_fw_port_stats_old *fwstats = &bp->fw_stats_old;
  901. UPDATE_FW_STAT(mac_filter_discard);
  902. UPDATE_FW_STAT(mf_tag_discard);
  903. UPDATE_FW_STAT(brb_truncate_discard);
  904. UPDATE_FW_STAT(mac_discard);
  905. }
  906. fstats->host_func_stats_start = ++fstats->host_func_stats_end;
  907. bp->stats_pending = 0;
  908. return 0;
  909. }
  910. static void bnx2x_net_stats_update(struct bnx2x *bp)
  911. {
  912. struct bnx2x_eth_stats *estats = &bp->eth_stats;
  913. struct net_device_stats *nstats = &bp->dev->stats;
  914. unsigned long tmp;
  915. int i;
  916. nstats->rx_packets =
  917. bnx2x_hilo(&estats->total_unicast_packets_received_hi) +
  918. bnx2x_hilo(&estats->total_multicast_packets_received_hi) +
  919. bnx2x_hilo(&estats->total_broadcast_packets_received_hi);
  920. nstats->tx_packets =
  921. bnx2x_hilo(&estats->total_unicast_packets_transmitted_hi) +
  922. bnx2x_hilo(&estats->total_multicast_packets_transmitted_hi) +
  923. bnx2x_hilo(&estats->total_broadcast_packets_transmitted_hi);
  924. nstats->rx_bytes = bnx2x_hilo(&estats->total_bytes_received_hi);
  925. nstats->tx_bytes = bnx2x_hilo(&estats->total_bytes_transmitted_hi);
  926. tmp = estats->mac_discard;
  927. for_each_rx_queue(bp, i) {
  928. struct tstorm_per_queue_stats *old_tclient =
  929. &bp->fp_stats[i].old_tclient;
  930. tmp += le32_to_cpu(old_tclient->checksum_discard);
  931. }
  932. nstats->rx_dropped = tmp + bp->net_stats_old.rx_dropped;
  933. nstats->tx_dropped = 0;
  934. nstats->multicast =
  935. bnx2x_hilo(&estats->total_multicast_packets_received_hi);
  936. nstats->collisions =
  937. bnx2x_hilo(&estats->tx_stat_etherstatscollisions_hi);
  938. nstats->rx_length_errors =
  939. bnx2x_hilo(&estats->rx_stat_etherstatsundersizepkts_hi) +
  940. bnx2x_hilo(&estats->etherstatsoverrsizepkts_hi);
  941. nstats->rx_over_errors = bnx2x_hilo(&estats->brb_drop_hi) +
  942. bnx2x_hilo(&estats->brb_truncate_hi);
  943. nstats->rx_crc_errors =
  944. bnx2x_hilo(&estats->rx_stat_dot3statsfcserrors_hi);
  945. nstats->rx_frame_errors =
  946. bnx2x_hilo(&estats->rx_stat_dot3statsalignmenterrors_hi);
  947. nstats->rx_fifo_errors = bnx2x_hilo(&estats->no_buff_discard_hi);
  948. nstats->rx_missed_errors = 0;
  949. nstats->rx_errors = nstats->rx_length_errors +
  950. nstats->rx_over_errors +
  951. nstats->rx_crc_errors +
  952. nstats->rx_frame_errors +
  953. nstats->rx_fifo_errors +
  954. nstats->rx_missed_errors;
  955. nstats->tx_aborted_errors =
  956. bnx2x_hilo(&estats->tx_stat_dot3statslatecollisions_hi) +
  957. bnx2x_hilo(&estats->tx_stat_dot3statsexcessivecollisions_hi);
  958. nstats->tx_carrier_errors =
  959. bnx2x_hilo(&estats->rx_stat_dot3statscarriersenseerrors_hi);
  960. nstats->tx_fifo_errors = 0;
  961. nstats->tx_heartbeat_errors = 0;
  962. nstats->tx_window_errors = 0;
  963. nstats->tx_errors = nstats->tx_aborted_errors +
  964. nstats->tx_carrier_errors +
  965. bnx2x_hilo(&estats->tx_stat_dot3statsinternalmactransmiterrors_hi);
  966. }
  967. static void bnx2x_drv_stats_update(struct bnx2x *bp)
  968. {
  969. struct bnx2x_eth_stats *estats = &bp->eth_stats;
  970. int i;
  971. for_each_queue(bp, i) {
  972. struct bnx2x_eth_q_stats *qstats = &bp->fp_stats[i].eth_q_stats;
  973. struct bnx2x_eth_q_stats_old *qstats_old =
  974. &bp->fp_stats[i].eth_q_stats_old;
  975. UPDATE_ESTAT_QSTAT(driver_xoff);
  976. UPDATE_ESTAT_QSTAT(rx_err_discard_pkt);
  977. UPDATE_ESTAT_QSTAT(rx_skb_alloc_failed);
  978. UPDATE_ESTAT_QSTAT(hw_csum_err);
  979. UPDATE_ESTAT_QSTAT(driver_filtered_tx_pkt);
  980. }
  981. }
  982. static bool bnx2x_edebug_stats_stopped(struct bnx2x *bp)
  983. {
  984. u32 val;
  985. if (SHMEM2_HAS(bp, edebug_driver_if[1])) {
  986. val = SHMEM2_RD(bp, edebug_driver_if[1]);
  987. if (val == EDEBUG_DRIVER_IF_OP_CODE_DISABLE_STAT)
  988. return true;
  989. }
  990. return false;
  991. }
  992. static void bnx2x_stats_update(struct bnx2x *bp)
  993. {
  994. u32 *stats_comp = bnx2x_sp(bp, stats_comp);
  995. if (bnx2x_edebug_stats_stopped(bp))
  996. return;
  997. if (*stats_comp != DMAE_COMP_VAL)
  998. return;
  999. if (bp->port.pmf)
  1000. bnx2x_hw_stats_update(bp);
  1001. if (bnx2x_storm_stats_update(bp)) {
  1002. if (bp->stats_pending++ == 3) {
  1003. BNX2X_ERR("storm stats were not updated for 3 times\n");
  1004. bnx2x_panic();
  1005. }
  1006. return;
  1007. }
  1008. bnx2x_net_stats_update(bp);
  1009. bnx2x_drv_stats_update(bp);
  1010. if (netif_msg_timer(bp)) {
  1011. struct bnx2x_eth_stats *estats = &bp->eth_stats;
  1012. netdev_dbg(bp->dev, "brb drops %u brb truncate %u\n",
  1013. estats->brb_drop_lo, estats->brb_truncate_lo);
  1014. }
  1015. bnx2x_hw_stats_post(bp);
  1016. bnx2x_storm_stats_post(bp);
  1017. }
  1018. static void bnx2x_port_stats_stop(struct bnx2x *bp)
  1019. {
  1020. struct dmae_command *dmae;
  1021. u32 opcode;
  1022. int loader_idx = PMF_DMAE_C(bp);
  1023. u32 *stats_comp = bnx2x_sp(bp, stats_comp);
  1024. bp->executer_idx = 0;
  1025. opcode = bnx2x_dmae_opcode(bp, DMAE_SRC_PCI, DMAE_DST_GRC, false, 0);
  1026. if (bp->port.port_stx) {
  1027. dmae = bnx2x_sp(bp, dmae[bp->executer_idx++]);
  1028. if (bp->func_stx)
  1029. dmae->opcode = bnx2x_dmae_opcode_add_comp(
  1030. opcode, DMAE_COMP_GRC);
  1031. else
  1032. dmae->opcode = bnx2x_dmae_opcode_add_comp(
  1033. opcode, DMAE_COMP_PCI);
  1034. dmae->src_addr_lo = U64_LO(bnx2x_sp_mapping(bp, port_stats));
  1035. dmae->src_addr_hi = U64_HI(bnx2x_sp_mapping(bp, port_stats));
  1036. dmae->dst_addr_lo = bp->port.port_stx >> 2;
  1037. dmae->dst_addr_hi = 0;
  1038. dmae->len = bnx2x_get_port_stats_dma_len(bp);
  1039. if (bp->func_stx) {
  1040. dmae->comp_addr_lo = dmae_reg_go_c[loader_idx] >> 2;
  1041. dmae->comp_addr_hi = 0;
  1042. dmae->comp_val = 1;
  1043. } else {
  1044. dmae->comp_addr_lo =
  1045. U64_LO(bnx2x_sp_mapping(bp, stats_comp));
  1046. dmae->comp_addr_hi =
  1047. U64_HI(bnx2x_sp_mapping(bp, stats_comp));
  1048. dmae->comp_val = DMAE_COMP_VAL;
  1049. *stats_comp = 0;
  1050. }
  1051. }
  1052. if (bp->func_stx) {
  1053. dmae = bnx2x_sp(bp, dmae[bp->executer_idx++]);
  1054. dmae->opcode =
  1055. bnx2x_dmae_opcode_add_comp(opcode, DMAE_COMP_PCI);
  1056. dmae->src_addr_lo = U64_LO(bnx2x_sp_mapping(bp, func_stats));
  1057. dmae->src_addr_hi = U64_HI(bnx2x_sp_mapping(bp, func_stats));
  1058. dmae->dst_addr_lo = bp->func_stx >> 2;
  1059. dmae->dst_addr_hi = 0;
  1060. dmae->len = sizeof(struct host_func_stats) >> 2;
  1061. dmae->comp_addr_lo = U64_LO(bnx2x_sp_mapping(bp, stats_comp));
  1062. dmae->comp_addr_hi = U64_HI(bnx2x_sp_mapping(bp, stats_comp));
  1063. dmae->comp_val = DMAE_COMP_VAL;
  1064. *stats_comp = 0;
  1065. }
  1066. }
  1067. static void bnx2x_stats_stop(struct bnx2x *bp)
  1068. {
  1069. int update = 0;
  1070. bnx2x_stats_comp(bp);
  1071. if (bp->port.pmf)
  1072. update = (bnx2x_hw_stats_update(bp) == 0);
  1073. update |= (bnx2x_storm_stats_update(bp) == 0);
  1074. if (update) {
  1075. bnx2x_net_stats_update(bp);
  1076. if (bp->port.pmf)
  1077. bnx2x_port_stats_stop(bp);
  1078. bnx2x_hw_stats_post(bp);
  1079. bnx2x_stats_comp(bp);
  1080. }
  1081. }
  1082. static void bnx2x_stats_do_nothing(struct bnx2x *bp)
  1083. {
  1084. }
  1085. static const struct {
  1086. void (*action)(struct bnx2x *bp);
  1087. enum bnx2x_stats_state next_state;
  1088. } bnx2x_stats_stm[STATS_STATE_MAX][STATS_EVENT_MAX] = {
  1089. /* state event */
  1090. {
  1091. /* DISABLED PMF */ {bnx2x_stats_pmf_update, STATS_STATE_DISABLED},
  1092. /* LINK_UP */ {bnx2x_stats_start, STATS_STATE_ENABLED},
  1093. /* UPDATE */ {bnx2x_stats_do_nothing, STATS_STATE_DISABLED},
  1094. /* STOP */ {bnx2x_stats_do_nothing, STATS_STATE_DISABLED}
  1095. },
  1096. {
  1097. /* ENABLED PMF */ {bnx2x_stats_pmf_start, STATS_STATE_ENABLED},
  1098. /* LINK_UP */ {bnx2x_stats_restart, STATS_STATE_ENABLED},
  1099. /* UPDATE */ {bnx2x_stats_update, STATS_STATE_ENABLED},
  1100. /* STOP */ {bnx2x_stats_stop, STATS_STATE_DISABLED}
  1101. }
  1102. };
  1103. void bnx2x_stats_handle(struct bnx2x *bp, enum bnx2x_stats_event event)
  1104. {
  1105. enum bnx2x_stats_state state;
  1106. if (unlikely(bp->panic))
  1107. return;
  1108. spin_lock_bh(&bp->stats_lock);
  1109. state = bp->stats_state;
  1110. bp->stats_state = bnx2x_stats_stm[state][event].next_state;
  1111. spin_unlock_bh(&bp->stats_lock);
  1112. bnx2x_stats_stm[state][event].action(bp);
  1113. if ((event != STATS_EVENT_UPDATE) || netif_msg_timer(bp))
  1114. DP(BNX2X_MSG_STATS, "state %d -> event %d -> state %d\n",
  1115. state, event, bp->stats_state);
  1116. }
  1117. static void bnx2x_port_stats_base_init(struct bnx2x *bp)
  1118. {
  1119. struct dmae_command *dmae;
  1120. u32 *stats_comp = bnx2x_sp(bp, stats_comp);
  1121. /* sanity */
  1122. if (!bp->port.pmf || !bp->port.port_stx) {
  1123. BNX2X_ERR("BUG!\n");
  1124. return;
  1125. }
  1126. bp->executer_idx = 0;
  1127. dmae = bnx2x_sp(bp, dmae[bp->executer_idx++]);
  1128. dmae->opcode = bnx2x_dmae_opcode(bp, DMAE_SRC_PCI, DMAE_DST_GRC,
  1129. true, DMAE_COMP_PCI);
  1130. dmae->src_addr_lo = U64_LO(bnx2x_sp_mapping(bp, port_stats));
  1131. dmae->src_addr_hi = U64_HI(bnx2x_sp_mapping(bp, port_stats));
  1132. dmae->dst_addr_lo = bp->port.port_stx >> 2;
  1133. dmae->dst_addr_hi = 0;
  1134. dmae->len = bnx2x_get_port_stats_dma_len(bp);
  1135. dmae->comp_addr_lo = U64_LO(bnx2x_sp_mapping(bp, stats_comp));
  1136. dmae->comp_addr_hi = U64_HI(bnx2x_sp_mapping(bp, stats_comp));
  1137. dmae->comp_val = DMAE_COMP_VAL;
  1138. *stats_comp = 0;
  1139. bnx2x_hw_stats_post(bp);
  1140. bnx2x_stats_comp(bp);
  1141. }
  1142. /* This function will prepare the statistics ramrod data the way
  1143. * we will only have to increment the statistics counter and
  1144. * send the ramrod each time we have to.
  1145. */
  1146. static void bnx2x_prep_fw_stats_req(struct bnx2x *bp)
  1147. {
  1148. int i;
  1149. int first_queue_query_index;
  1150. struct stats_query_header *stats_hdr = &bp->fw_stats_req->hdr;
  1151. dma_addr_t cur_data_offset;
  1152. struct stats_query_entry *cur_query_entry;
  1153. stats_hdr->cmd_num = bp->fw_stats_num;
  1154. stats_hdr->drv_stats_counter = 0;
  1155. /* storm_counters struct contains the counters of completed
  1156. * statistics requests per storm which are incremented by FW
  1157. * each time it completes hadning a statistics ramrod. We will
  1158. * check these counters in the timer handler and discard a
  1159. * (statistics) ramrod completion.
  1160. */
  1161. cur_data_offset = bp->fw_stats_data_mapping +
  1162. offsetof(struct bnx2x_fw_stats_data, storm_counters);
  1163. stats_hdr->stats_counters_addrs.hi =
  1164. cpu_to_le32(U64_HI(cur_data_offset));
  1165. stats_hdr->stats_counters_addrs.lo =
  1166. cpu_to_le32(U64_LO(cur_data_offset));
  1167. /* prepare to the first stats ramrod (will be completed with
  1168. * the counters equal to zero) - init counters to somethig different.
  1169. */
  1170. memset(&bp->fw_stats_data->storm_counters, 0xff,
  1171. sizeof(struct stats_counter));
  1172. /**** Port FW statistics data ****/
  1173. cur_data_offset = bp->fw_stats_data_mapping +
  1174. offsetof(struct bnx2x_fw_stats_data, port);
  1175. cur_query_entry = &bp->fw_stats_req->query[BNX2X_PORT_QUERY_IDX];
  1176. cur_query_entry->kind = STATS_TYPE_PORT;
  1177. /* For port query index is a DONT CARE */
  1178. cur_query_entry->index = BP_PORT(bp);
  1179. /* For port query funcID is a DONT CARE */
  1180. cur_query_entry->funcID = cpu_to_le16(BP_FUNC(bp));
  1181. cur_query_entry->address.hi = cpu_to_le32(U64_HI(cur_data_offset));
  1182. cur_query_entry->address.lo = cpu_to_le32(U64_LO(cur_data_offset));
  1183. /**** PF FW statistics data ****/
  1184. cur_data_offset = bp->fw_stats_data_mapping +
  1185. offsetof(struct bnx2x_fw_stats_data, pf);
  1186. cur_query_entry = &bp->fw_stats_req->query[BNX2X_PF_QUERY_IDX];
  1187. cur_query_entry->kind = STATS_TYPE_PF;
  1188. /* For PF query index is a DONT CARE */
  1189. cur_query_entry->index = BP_PORT(bp);
  1190. cur_query_entry->funcID = cpu_to_le16(BP_FUNC(bp));
  1191. cur_query_entry->address.hi = cpu_to_le32(U64_HI(cur_data_offset));
  1192. cur_query_entry->address.lo = cpu_to_le32(U64_LO(cur_data_offset));
  1193. /**** FCoE FW statistics data ****/
  1194. if (!NO_FCOE(bp)) {
  1195. cur_data_offset = bp->fw_stats_data_mapping +
  1196. offsetof(struct bnx2x_fw_stats_data, fcoe);
  1197. cur_query_entry =
  1198. &bp->fw_stats_req->query[BNX2X_FCOE_QUERY_IDX];
  1199. cur_query_entry->kind = STATS_TYPE_FCOE;
  1200. /* For FCoE query index is a DONT CARE */
  1201. cur_query_entry->index = BP_PORT(bp);
  1202. cur_query_entry->funcID = cpu_to_le16(BP_FUNC(bp));
  1203. cur_query_entry->address.hi =
  1204. cpu_to_le32(U64_HI(cur_data_offset));
  1205. cur_query_entry->address.lo =
  1206. cpu_to_le32(U64_LO(cur_data_offset));
  1207. }
  1208. /**** Clients' queries ****/
  1209. cur_data_offset = bp->fw_stats_data_mapping +
  1210. offsetof(struct bnx2x_fw_stats_data, queue_stats);
  1211. /* first queue query index depends whether FCoE offloaded request will
  1212. * be included in the ramrod
  1213. */
  1214. if (!NO_FCOE(bp))
  1215. first_queue_query_index = BNX2X_FIRST_QUEUE_QUERY_IDX;
  1216. else
  1217. first_queue_query_index = BNX2X_FIRST_QUEUE_QUERY_IDX - 1;
  1218. for_each_eth_queue(bp, i) {
  1219. cur_query_entry =
  1220. &bp->fw_stats_req->
  1221. query[first_queue_query_index + i];
  1222. cur_query_entry->kind = STATS_TYPE_QUEUE;
  1223. cur_query_entry->index = bnx2x_stats_id(&bp->fp[i]);
  1224. cur_query_entry->funcID = cpu_to_le16(BP_FUNC(bp));
  1225. cur_query_entry->address.hi =
  1226. cpu_to_le32(U64_HI(cur_data_offset));
  1227. cur_query_entry->address.lo =
  1228. cpu_to_le32(U64_LO(cur_data_offset));
  1229. cur_data_offset += sizeof(struct per_queue_stats);
  1230. }
  1231. /* add FCoE queue query if needed */
  1232. if (!NO_FCOE(bp)) {
  1233. cur_query_entry =
  1234. &bp->fw_stats_req->
  1235. query[first_queue_query_index + i];
  1236. cur_query_entry->kind = STATS_TYPE_QUEUE;
  1237. cur_query_entry->index = bnx2x_stats_id(&bp->fp[FCOE_IDX(bp)]);
  1238. cur_query_entry->funcID = cpu_to_le16(BP_FUNC(bp));
  1239. cur_query_entry->address.hi =
  1240. cpu_to_le32(U64_HI(cur_data_offset));
  1241. cur_query_entry->address.lo =
  1242. cpu_to_le32(U64_LO(cur_data_offset));
  1243. }
  1244. }
  1245. void bnx2x_stats_init(struct bnx2x *bp)
  1246. {
  1247. int /*abs*/port = BP_PORT(bp);
  1248. int mb_idx = BP_FW_MB_IDX(bp);
  1249. int i;
  1250. bp->stats_pending = 0;
  1251. bp->executer_idx = 0;
  1252. bp->stats_counter = 0;
  1253. /* port and func stats for management */
  1254. if (!BP_NOMCP(bp)) {
  1255. bp->port.port_stx = SHMEM_RD(bp, port_mb[port].port_stx);
  1256. bp->func_stx = SHMEM_RD(bp, func_mb[mb_idx].fw_mb_param);
  1257. } else {
  1258. bp->port.port_stx = 0;
  1259. bp->func_stx = 0;
  1260. }
  1261. DP(BNX2X_MSG_STATS, "port_stx 0x%x func_stx 0x%x\n",
  1262. bp->port.port_stx, bp->func_stx);
  1263. /* pmf should retrieve port statistics from SP on a non-init*/
  1264. if (!bp->stats_init && bp->port.pmf && bp->port.port_stx)
  1265. bnx2x_stats_handle(bp, STATS_EVENT_PMF);
  1266. port = BP_PORT(bp);
  1267. /* port stats */
  1268. memset(&(bp->port.old_nig_stats), 0, sizeof(struct nig_stats));
  1269. bp->port.old_nig_stats.brb_discard =
  1270. REG_RD(bp, NIG_REG_STAT0_BRB_DISCARD + port*0x38);
  1271. bp->port.old_nig_stats.brb_truncate =
  1272. REG_RD(bp, NIG_REG_STAT0_BRB_TRUNCATE + port*0x38);
  1273. if (!CHIP_IS_E3(bp)) {
  1274. REG_RD_DMAE(bp, NIG_REG_STAT0_EGRESS_MAC_PKT0 + port*0x50,
  1275. &(bp->port.old_nig_stats.egress_mac_pkt0_lo), 2);
  1276. REG_RD_DMAE(bp, NIG_REG_STAT0_EGRESS_MAC_PKT1 + port*0x50,
  1277. &(bp->port.old_nig_stats.egress_mac_pkt1_lo), 2);
  1278. }
  1279. /* function stats */
  1280. for_each_queue(bp, i) {
  1281. struct bnx2x_fp_stats *fp_stats = &bp->fp_stats[i];
  1282. memset(&fp_stats->old_tclient, 0,
  1283. sizeof(fp_stats->old_tclient));
  1284. memset(&fp_stats->old_uclient, 0,
  1285. sizeof(fp_stats->old_uclient));
  1286. memset(&fp_stats->old_xclient, 0,
  1287. sizeof(fp_stats->old_xclient));
  1288. if (bp->stats_init) {
  1289. memset(&fp_stats->eth_q_stats, 0,
  1290. sizeof(fp_stats->eth_q_stats));
  1291. memset(&fp_stats->eth_q_stats_old, 0,
  1292. sizeof(fp_stats->eth_q_stats_old));
  1293. }
  1294. }
  1295. /* Prepare statistics ramrod data */
  1296. bnx2x_prep_fw_stats_req(bp);
  1297. memset(&bp->dev->stats, 0, sizeof(bp->dev->stats));
  1298. if (bp->stats_init) {
  1299. memset(&bp->net_stats_old, 0, sizeof(bp->net_stats_old));
  1300. memset(&bp->fw_stats_old, 0, sizeof(bp->fw_stats_old));
  1301. memset(&bp->eth_stats_old, 0, sizeof(bp->eth_stats_old));
  1302. memset(&bp->eth_stats, 0, sizeof(bp->eth_stats));
  1303. memset(&bp->func_stats, 0, sizeof(bp->func_stats));
  1304. /* Clean SP from previous statistics */
  1305. if (bp->func_stx) {
  1306. memset(bnx2x_sp(bp, func_stats), 0,
  1307. sizeof(struct host_func_stats));
  1308. bnx2x_func_stats_init(bp);
  1309. bnx2x_hw_stats_post(bp);
  1310. bnx2x_stats_comp(bp);
  1311. }
  1312. }
  1313. bp->stats_state = STATS_STATE_DISABLED;
  1314. if (bp->port.pmf && bp->port.port_stx)
  1315. bnx2x_port_stats_base_init(bp);
  1316. /* mark the end of statistics initializiation */
  1317. bp->stats_init = false;
  1318. }
  1319. void bnx2x_save_statistics(struct bnx2x *bp)
  1320. {
  1321. int i;
  1322. struct net_device_stats *nstats = &bp->dev->stats;
  1323. /* save queue statistics */
  1324. for_each_eth_queue(bp, i) {
  1325. struct bnx2x_fastpath *fp = &bp->fp[i];
  1326. struct bnx2x_eth_q_stats *qstats =
  1327. &bnx2x_fp_stats(bp, fp)->eth_q_stats;
  1328. struct bnx2x_eth_q_stats_old *qstats_old =
  1329. &bnx2x_fp_stats(bp, fp)->eth_q_stats_old;
  1330. UPDATE_QSTAT_OLD(total_unicast_bytes_received_hi);
  1331. UPDATE_QSTAT_OLD(total_unicast_bytes_received_lo);
  1332. UPDATE_QSTAT_OLD(total_broadcast_bytes_received_hi);
  1333. UPDATE_QSTAT_OLD(total_broadcast_bytes_received_lo);
  1334. UPDATE_QSTAT_OLD(total_multicast_bytes_received_hi);
  1335. UPDATE_QSTAT_OLD(total_multicast_bytes_received_lo);
  1336. UPDATE_QSTAT_OLD(total_unicast_bytes_transmitted_hi);
  1337. UPDATE_QSTAT_OLD(total_unicast_bytes_transmitted_lo);
  1338. UPDATE_QSTAT_OLD(total_broadcast_bytes_transmitted_hi);
  1339. UPDATE_QSTAT_OLD(total_broadcast_bytes_transmitted_lo);
  1340. UPDATE_QSTAT_OLD(total_multicast_bytes_transmitted_hi);
  1341. UPDATE_QSTAT_OLD(total_multicast_bytes_transmitted_lo);
  1342. UPDATE_QSTAT_OLD(total_tpa_bytes_hi);
  1343. UPDATE_QSTAT_OLD(total_tpa_bytes_lo);
  1344. }
  1345. /* save net_device_stats statistics */
  1346. bp->net_stats_old.rx_dropped = nstats->rx_dropped;
  1347. /* store port firmware statistics */
  1348. if (bp->port.pmf && IS_MF(bp)) {
  1349. struct bnx2x_eth_stats *estats = &bp->eth_stats;
  1350. struct bnx2x_fw_port_stats_old *fwstats = &bp->fw_stats_old;
  1351. UPDATE_FW_STAT_OLD(mac_filter_discard);
  1352. UPDATE_FW_STAT_OLD(mf_tag_discard);
  1353. UPDATE_FW_STAT_OLD(brb_truncate_discard);
  1354. UPDATE_FW_STAT_OLD(mac_discard);
  1355. }
  1356. }
  1357. void bnx2x_afex_collect_stats(struct bnx2x *bp, void *void_afex_stats,
  1358. u32 stats_type)
  1359. {
  1360. int i;
  1361. struct afex_stats *afex_stats = (struct afex_stats *)void_afex_stats;
  1362. struct bnx2x_eth_stats *estats = &bp->eth_stats;
  1363. struct per_queue_stats *fcoe_q_stats =
  1364. &bp->fw_stats_data->queue_stats[FCOE_IDX(bp)];
  1365. struct tstorm_per_queue_stats *fcoe_q_tstorm_stats =
  1366. &fcoe_q_stats->tstorm_queue_statistics;
  1367. struct ustorm_per_queue_stats *fcoe_q_ustorm_stats =
  1368. &fcoe_q_stats->ustorm_queue_statistics;
  1369. struct xstorm_per_queue_stats *fcoe_q_xstorm_stats =
  1370. &fcoe_q_stats->xstorm_queue_statistics;
  1371. struct fcoe_statistics_params *fw_fcoe_stat =
  1372. &bp->fw_stats_data->fcoe;
  1373. memset(afex_stats, 0, sizeof(struct afex_stats));
  1374. for_each_eth_queue(bp, i) {
  1375. struct bnx2x_eth_q_stats *qstats = &bp->fp_stats[i].eth_q_stats;
  1376. ADD_64(afex_stats->rx_unicast_bytes_hi,
  1377. qstats->total_unicast_bytes_received_hi,
  1378. afex_stats->rx_unicast_bytes_lo,
  1379. qstats->total_unicast_bytes_received_lo);
  1380. ADD_64(afex_stats->rx_broadcast_bytes_hi,
  1381. qstats->total_broadcast_bytes_received_hi,
  1382. afex_stats->rx_broadcast_bytes_lo,
  1383. qstats->total_broadcast_bytes_received_lo);
  1384. ADD_64(afex_stats->rx_multicast_bytes_hi,
  1385. qstats->total_multicast_bytes_received_hi,
  1386. afex_stats->rx_multicast_bytes_lo,
  1387. qstats->total_multicast_bytes_received_lo);
  1388. ADD_64(afex_stats->rx_unicast_frames_hi,
  1389. qstats->total_unicast_packets_received_hi,
  1390. afex_stats->rx_unicast_frames_lo,
  1391. qstats->total_unicast_packets_received_lo);
  1392. ADD_64(afex_stats->rx_broadcast_frames_hi,
  1393. qstats->total_broadcast_packets_received_hi,
  1394. afex_stats->rx_broadcast_frames_lo,
  1395. qstats->total_broadcast_packets_received_lo);
  1396. ADD_64(afex_stats->rx_multicast_frames_hi,
  1397. qstats->total_multicast_packets_received_hi,
  1398. afex_stats->rx_multicast_frames_lo,
  1399. qstats->total_multicast_packets_received_lo);
  1400. /* sum to rx_frames_discarded all discraded
  1401. * packets due to size, ttl0 and checksum
  1402. */
  1403. ADD_64(afex_stats->rx_frames_discarded_hi,
  1404. qstats->total_packets_received_checksum_discarded_hi,
  1405. afex_stats->rx_frames_discarded_lo,
  1406. qstats->total_packets_received_checksum_discarded_lo);
  1407. ADD_64(afex_stats->rx_frames_discarded_hi,
  1408. qstats->total_packets_received_ttl0_discarded_hi,
  1409. afex_stats->rx_frames_discarded_lo,
  1410. qstats->total_packets_received_ttl0_discarded_lo);
  1411. ADD_64(afex_stats->rx_frames_discarded_hi,
  1412. qstats->etherstatsoverrsizepkts_hi,
  1413. afex_stats->rx_frames_discarded_lo,
  1414. qstats->etherstatsoverrsizepkts_lo);
  1415. ADD_64(afex_stats->rx_frames_dropped_hi,
  1416. qstats->no_buff_discard_hi,
  1417. afex_stats->rx_frames_dropped_lo,
  1418. qstats->no_buff_discard_lo);
  1419. ADD_64(afex_stats->tx_unicast_bytes_hi,
  1420. qstats->total_unicast_bytes_transmitted_hi,
  1421. afex_stats->tx_unicast_bytes_lo,
  1422. qstats->total_unicast_bytes_transmitted_lo);
  1423. ADD_64(afex_stats->tx_broadcast_bytes_hi,
  1424. qstats->total_broadcast_bytes_transmitted_hi,
  1425. afex_stats->tx_broadcast_bytes_lo,
  1426. qstats->total_broadcast_bytes_transmitted_lo);
  1427. ADD_64(afex_stats->tx_multicast_bytes_hi,
  1428. qstats->total_multicast_bytes_transmitted_hi,
  1429. afex_stats->tx_multicast_bytes_lo,
  1430. qstats->total_multicast_bytes_transmitted_lo);
  1431. ADD_64(afex_stats->tx_unicast_frames_hi,
  1432. qstats->total_unicast_packets_transmitted_hi,
  1433. afex_stats->tx_unicast_frames_lo,
  1434. qstats->total_unicast_packets_transmitted_lo);
  1435. ADD_64(afex_stats->tx_broadcast_frames_hi,
  1436. qstats->total_broadcast_packets_transmitted_hi,
  1437. afex_stats->tx_broadcast_frames_lo,
  1438. qstats->total_broadcast_packets_transmitted_lo);
  1439. ADD_64(afex_stats->tx_multicast_frames_hi,
  1440. qstats->total_multicast_packets_transmitted_hi,
  1441. afex_stats->tx_multicast_frames_lo,
  1442. qstats->total_multicast_packets_transmitted_lo);
  1443. ADD_64(afex_stats->tx_frames_dropped_hi,
  1444. qstats->total_transmitted_dropped_packets_error_hi,
  1445. afex_stats->tx_frames_dropped_lo,
  1446. qstats->total_transmitted_dropped_packets_error_lo);
  1447. }
  1448. /* now add FCoE statistics which are collected separately
  1449. * (both offloaded and non offloaded)
  1450. */
  1451. if (!NO_FCOE(bp)) {
  1452. ADD_64_LE(afex_stats->rx_unicast_bytes_hi,
  1453. LE32_0,
  1454. afex_stats->rx_unicast_bytes_lo,
  1455. fw_fcoe_stat->rx_stat0.fcoe_rx_byte_cnt);
  1456. ADD_64_LE(afex_stats->rx_unicast_bytes_hi,
  1457. fcoe_q_tstorm_stats->rcv_ucast_bytes.hi,
  1458. afex_stats->rx_unicast_bytes_lo,
  1459. fcoe_q_tstorm_stats->rcv_ucast_bytes.lo);
  1460. ADD_64_LE(afex_stats->rx_broadcast_bytes_hi,
  1461. fcoe_q_tstorm_stats->rcv_bcast_bytes.hi,
  1462. afex_stats->rx_broadcast_bytes_lo,
  1463. fcoe_q_tstorm_stats->rcv_bcast_bytes.lo);
  1464. ADD_64_LE(afex_stats->rx_multicast_bytes_hi,
  1465. fcoe_q_tstorm_stats->rcv_mcast_bytes.hi,
  1466. afex_stats->rx_multicast_bytes_lo,
  1467. fcoe_q_tstorm_stats->rcv_mcast_bytes.lo);
  1468. ADD_64_LE(afex_stats->rx_unicast_frames_hi,
  1469. LE32_0,
  1470. afex_stats->rx_unicast_frames_lo,
  1471. fw_fcoe_stat->rx_stat0.fcoe_rx_pkt_cnt);
  1472. ADD_64_LE(afex_stats->rx_unicast_frames_hi,
  1473. LE32_0,
  1474. afex_stats->rx_unicast_frames_lo,
  1475. fcoe_q_tstorm_stats->rcv_ucast_pkts);
  1476. ADD_64_LE(afex_stats->rx_broadcast_frames_hi,
  1477. LE32_0,
  1478. afex_stats->rx_broadcast_frames_lo,
  1479. fcoe_q_tstorm_stats->rcv_bcast_pkts);
  1480. ADD_64_LE(afex_stats->rx_multicast_frames_hi,
  1481. LE32_0,
  1482. afex_stats->rx_multicast_frames_lo,
  1483. fcoe_q_tstorm_stats->rcv_ucast_pkts);
  1484. ADD_64_LE(afex_stats->rx_frames_discarded_hi,
  1485. LE32_0,
  1486. afex_stats->rx_frames_discarded_lo,
  1487. fcoe_q_tstorm_stats->checksum_discard);
  1488. ADD_64_LE(afex_stats->rx_frames_discarded_hi,
  1489. LE32_0,
  1490. afex_stats->rx_frames_discarded_lo,
  1491. fcoe_q_tstorm_stats->pkts_too_big_discard);
  1492. ADD_64_LE(afex_stats->rx_frames_discarded_hi,
  1493. LE32_0,
  1494. afex_stats->rx_frames_discarded_lo,
  1495. fcoe_q_tstorm_stats->ttl0_discard);
  1496. ADD_64_LE16(afex_stats->rx_frames_dropped_hi,
  1497. LE16_0,
  1498. afex_stats->rx_frames_dropped_lo,
  1499. fcoe_q_tstorm_stats->no_buff_discard);
  1500. ADD_64_LE(afex_stats->rx_frames_dropped_hi,
  1501. LE32_0,
  1502. afex_stats->rx_frames_dropped_lo,
  1503. fcoe_q_ustorm_stats->ucast_no_buff_pkts);
  1504. ADD_64_LE(afex_stats->rx_frames_dropped_hi,
  1505. LE32_0,
  1506. afex_stats->rx_frames_dropped_lo,
  1507. fcoe_q_ustorm_stats->mcast_no_buff_pkts);
  1508. ADD_64_LE(afex_stats->rx_frames_dropped_hi,
  1509. LE32_0,
  1510. afex_stats->rx_frames_dropped_lo,
  1511. fcoe_q_ustorm_stats->bcast_no_buff_pkts);
  1512. ADD_64_LE(afex_stats->rx_frames_dropped_hi,
  1513. LE32_0,
  1514. afex_stats->rx_frames_dropped_lo,
  1515. fw_fcoe_stat->rx_stat1.fcoe_rx_drop_pkt_cnt);
  1516. ADD_64_LE(afex_stats->rx_frames_dropped_hi,
  1517. LE32_0,
  1518. afex_stats->rx_frames_dropped_lo,
  1519. fw_fcoe_stat->rx_stat2.fcoe_rx_drop_pkt_cnt);
  1520. ADD_64_LE(afex_stats->tx_unicast_bytes_hi,
  1521. LE32_0,
  1522. afex_stats->tx_unicast_bytes_lo,
  1523. fw_fcoe_stat->tx_stat.fcoe_tx_byte_cnt);
  1524. ADD_64_LE(afex_stats->tx_unicast_bytes_hi,
  1525. fcoe_q_xstorm_stats->ucast_bytes_sent.hi,
  1526. afex_stats->tx_unicast_bytes_lo,
  1527. fcoe_q_xstorm_stats->ucast_bytes_sent.lo);
  1528. ADD_64_LE(afex_stats->tx_broadcast_bytes_hi,
  1529. fcoe_q_xstorm_stats->bcast_bytes_sent.hi,
  1530. afex_stats->tx_broadcast_bytes_lo,
  1531. fcoe_q_xstorm_stats->bcast_bytes_sent.lo);
  1532. ADD_64_LE(afex_stats->tx_multicast_bytes_hi,
  1533. fcoe_q_xstorm_stats->mcast_bytes_sent.hi,
  1534. afex_stats->tx_multicast_bytes_lo,
  1535. fcoe_q_xstorm_stats->mcast_bytes_sent.lo);
  1536. ADD_64_LE(afex_stats->tx_unicast_frames_hi,
  1537. LE32_0,
  1538. afex_stats->tx_unicast_frames_lo,
  1539. fw_fcoe_stat->tx_stat.fcoe_tx_pkt_cnt);
  1540. ADD_64_LE(afex_stats->tx_unicast_frames_hi,
  1541. LE32_0,
  1542. afex_stats->tx_unicast_frames_lo,
  1543. fcoe_q_xstorm_stats->ucast_pkts_sent);
  1544. ADD_64_LE(afex_stats->tx_broadcast_frames_hi,
  1545. LE32_0,
  1546. afex_stats->tx_broadcast_frames_lo,
  1547. fcoe_q_xstorm_stats->bcast_pkts_sent);
  1548. ADD_64_LE(afex_stats->tx_multicast_frames_hi,
  1549. LE32_0,
  1550. afex_stats->tx_multicast_frames_lo,
  1551. fcoe_q_xstorm_stats->mcast_pkts_sent);
  1552. ADD_64_LE(afex_stats->tx_frames_dropped_hi,
  1553. LE32_0,
  1554. afex_stats->tx_frames_dropped_lo,
  1555. fcoe_q_xstorm_stats->error_drop_pkts);
  1556. }
  1557. /* if port stats are requested, add them to the PMF
  1558. * stats, as anyway they will be accumulated by the
  1559. * MCP before sent to the switch
  1560. */
  1561. if ((bp->port.pmf) && (stats_type == VICSTATST_UIF_INDEX)) {
  1562. ADD_64(afex_stats->rx_frames_dropped_hi,
  1563. 0,
  1564. afex_stats->rx_frames_dropped_lo,
  1565. estats->mac_filter_discard);
  1566. ADD_64(afex_stats->rx_frames_dropped_hi,
  1567. 0,
  1568. afex_stats->rx_frames_dropped_lo,
  1569. estats->brb_truncate_discard);
  1570. ADD_64(afex_stats->rx_frames_discarded_hi,
  1571. 0,
  1572. afex_stats->rx_frames_discarded_lo,
  1573. estats->mac_discard);
  1574. }
  1575. }