bch-regs.h 3.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106
  1. /*
  2. * Freescale GPMI NAND Flash Driver
  3. *
  4. * Copyright 2008-2011 Freescale Semiconductor, Inc.
  5. * Copyright 2008 Embedded Alley Solutions, Inc.
  6. *
  7. * This program is free software; you can redistribute it and/or modify
  8. * it under the terms of the GNU General Public License as published by
  9. * the Free Software Foundation; either version 2 of the License, or
  10. * (at your option) any later version.
  11. *
  12. * This program is distributed in the hope that it will be useful,
  13. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  14. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  15. * GNU General Public License for more details.
  16. *
  17. * You should have received a copy of the GNU General Public License along
  18. * with this program; if not, write to the Free Software Foundation, Inc.,
  19. * 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA.
  20. */
  21. #ifndef __GPMI_NAND_BCH_REGS_H
  22. #define __GPMI_NAND_BCH_REGS_H
  23. #define HW_BCH_CTRL 0x00000000
  24. #define HW_BCH_CTRL_SET 0x00000004
  25. #define HW_BCH_CTRL_CLR 0x00000008
  26. #define HW_BCH_CTRL_TOG 0x0000000c
  27. #define BM_BCH_CTRL_COMPLETE_IRQ_EN (1 << 8)
  28. #define BM_BCH_CTRL_COMPLETE_IRQ (1 << 0)
  29. #define HW_BCH_STATUS0 0x00000010
  30. #define HW_BCH_MODE 0x00000020
  31. #define HW_BCH_ENCODEPTR 0x00000030
  32. #define HW_BCH_DATAPTR 0x00000040
  33. #define HW_BCH_METAPTR 0x00000050
  34. #define HW_BCH_LAYOUTSELECT 0x00000070
  35. #define HW_BCH_FLASH0LAYOUT0 0x00000080
  36. #define BP_BCH_FLASH0LAYOUT0_NBLOCKS 24
  37. #define BM_BCH_FLASH0LAYOUT0_NBLOCKS (0xff << BP_BCH_FLASH0LAYOUT0_NBLOCKS)
  38. #define BF_BCH_FLASH0LAYOUT0_NBLOCKS(v) \
  39. (((v) << BP_BCH_FLASH0LAYOUT0_NBLOCKS) & BM_BCH_FLASH0LAYOUT0_NBLOCKS)
  40. #define BP_BCH_FLASH0LAYOUT0_META_SIZE 16
  41. #define BM_BCH_FLASH0LAYOUT0_META_SIZE (0xff << BP_BCH_FLASH0LAYOUT0_META_SIZE)
  42. #define BF_BCH_FLASH0LAYOUT0_META_SIZE(v) \
  43. (((v) << BP_BCH_FLASH0LAYOUT0_META_SIZE)\
  44. & BM_BCH_FLASH0LAYOUT0_META_SIZE)
  45. #define BP_BCH_FLASH0LAYOUT0_ECC0 12
  46. #define BM_BCH_FLASH0LAYOUT0_ECC0 (0xf << BP_BCH_FLASH0LAYOUT0_ECC0)
  47. #define MX6Q_BP_BCH_FLASH0LAYOUT0_ECC0 11
  48. #define MX6Q_BM_BCH_FLASH0LAYOUT0_ECC0 (0x1f << MX6Q_BP_BCH_FLASH0LAYOUT0_ECC0)
  49. #define BF_BCH_FLASH0LAYOUT0_ECC0(v, x) \
  50. (GPMI_IS_MX6Q(x) \
  51. ? (((v) << MX6Q_BP_BCH_FLASH0LAYOUT0_ECC0) \
  52. & MX6Q_BM_BCH_FLASH0LAYOUT0_ECC0) \
  53. : (((v) << BP_BCH_FLASH0LAYOUT0_ECC0) \
  54. & BM_BCH_FLASH0LAYOUT0_ECC0) \
  55. )
  56. #define BP_BCH_FLASH0LAYOUT0_DATA0_SIZE 0
  57. #define BM_BCH_FLASH0LAYOUT0_DATA0_SIZE \
  58. (0xfff << BP_BCH_FLASH0LAYOUT0_DATA0_SIZE)
  59. #define MX6Q_BM_BCH_FLASH0LAYOUT0_DATA0_SIZE \
  60. (0x3ff << BP_BCH_FLASH0LAYOUT0_DATA0_SIZE)
  61. #define BF_BCH_FLASH0LAYOUT0_DATA0_SIZE(v, x) \
  62. (GPMI_IS_MX6Q(x) \
  63. ? (((v) >> 2) & MX6Q_BM_BCH_FLASH0LAYOUT0_DATA0_SIZE) \
  64. : ((v) & BM_BCH_FLASH0LAYOUT0_DATA0_SIZE) \
  65. )
  66. #define HW_BCH_FLASH0LAYOUT1 0x00000090
  67. #define BP_BCH_FLASH0LAYOUT1_PAGE_SIZE 16
  68. #define BM_BCH_FLASH0LAYOUT1_PAGE_SIZE \
  69. (0xffff << BP_BCH_FLASH0LAYOUT1_PAGE_SIZE)
  70. #define BF_BCH_FLASH0LAYOUT1_PAGE_SIZE(v) \
  71. (((v) << BP_BCH_FLASH0LAYOUT1_PAGE_SIZE) \
  72. & BM_BCH_FLASH0LAYOUT1_PAGE_SIZE)
  73. #define BP_BCH_FLASH0LAYOUT1_ECCN 12
  74. #define BM_BCH_FLASH0LAYOUT1_ECCN (0xf << BP_BCH_FLASH0LAYOUT1_ECCN)
  75. #define MX6Q_BP_BCH_FLASH0LAYOUT1_ECCN 11
  76. #define MX6Q_BM_BCH_FLASH0LAYOUT1_ECCN (0x1f << MX6Q_BP_BCH_FLASH0LAYOUT1_ECCN)
  77. #define BF_BCH_FLASH0LAYOUT1_ECCN(v, x) \
  78. (GPMI_IS_MX6Q(x) \
  79. ? (((v) << MX6Q_BP_BCH_FLASH0LAYOUT1_ECCN) \
  80. & MX6Q_BM_BCH_FLASH0LAYOUT1_ECCN) \
  81. : (((v) << BP_BCH_FLASH0LAYOUT1_ECCN) \
  82. & BM_BCH_FLASH0LAYOUT1_ECCN) \
  83. )
  84. #define BP_BCH_FLASH0LAYOUT1_DATAN_SIZE 0
  85. #define BM_BCH_FLASH0LAYOUT1_DATAN_SIZE \
  86. (0xfff << BP_BCH_FLASH0LAYOUT1_DATAN_SIZE)
  87. #define MX6Q_BM_BCH_FLASH0LAYOUT1_DATAN_SIZE \
  88. (0x3ff << BP_BCH_FLASH0LAYOUT1_DATAN_SIZE)
  89. #define BF_BCH_FLASH0LAYOUT1_DATAN_SIZE(v, x) \
  90. (GPMI_IS_MX6Q(x) \
  91. ? (((v) >> 2) & MX6Q_BM_BCH_FLASH0LAYOUT1_DATAN_SIZE) \
  92. : ((v) & BM_BCH_FLASH0LAYOUT1_DATAN_SIZE) \
  93. )
  94. #endif