lpc_sch.c 4.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183
  1. /*
  2. * lpc_sch.c - LPC interface for Intel Poulsbo SCH
  3. *
  4. * LPC bridge function of the Intel SCH contains many other
  5. * functional units, such as Interrupt controllers, Timers,
  6. * Power Management, System Management, GPIO, RTC, and LPC
  7. * Configuration Registers.
  8. *
  9. * Copyright (c) 2010 CompuLab Ltd
  10. * Author: Denis Turischev <denis@compulab.co.il>
  11. *
  12. * This program is free software; you can redistribute it and/or modify
  13. * it under the terms of the GNU General Public License 2 as published
  14. * by the Free Software Foundation.
  15. *
  16. * This program is distributed in the hope that it will be useful,
  17. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  18. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  19. * GNU General Public License for more details.
  20. *
  21. * You should have received a copy of the GNU General Public License
  22. * along with this program; see the file COPYING. If not, write to
  23. * the Free Software Foundation, 675 Mass Ave, Cambridge, MA 02139, USA.
  24. */
  25. #include <linux/init.h>
  26. #include <linux/kernel.h>
  27. #include <linux/module.h>
  28. #include <linux/errno.h>
  29. #include <linux/acpi.h>
  30. #include <linux/pci.h>
  31. #include <linux/mfd/core.h>
  32. #define SMBASE 0x40
  33. #define SMBUS_IO_SIZE 64
  34. #define GPIOBASE 0x44
  35. #define GPIO_IO_SIZE 64
  36. #define GPIO_IO_SIZE_CENTERTON 128
  37. #define WDTBASE 0x84
  38. #define WDT_IO_SIZE 64
  39. static struct resource smbus_sch_resource = {
  40. .flags = IORESOURCE_IO,
  41. };
  42. static struct resource gpio_sch_resource = {
  43. .flags = IORESOURCE_IO,
  44. };
  45. static struct mfd_cell lpc_sch_cells[] = {
  46. {
  47. .name = "isch_smbus",
  48. .num_resources = 1,
  49. .resources = &smbus_sch_resource,
  50. },
  51. {
  52. .name = "sch_gpio",
  53. .num_resources = 1,
  54. .resources = &gpio_sch_resource,
  55. },
  56. };
  57. static struct resource wdt_sch_resource = {
  58. .flags = IORESOURCE_IO,
  59. };
  60. static struct mfd_cell tunnelcreek_cells[] = {
  61. {
  62. .name = "ie6xx_wdt",
  63. .num_resources = 1,
  64. .resources = &wdt_sch_resource,
  65. },
  66. };
  67. static DEFINE_PCI_DEVICE_TABLE(lpc_sch_ids) = {
  68. { PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_SCH_LPC) },
  69. { PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_ITC_LPC) },
  70. { PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_CENTERTON_ILB) },
  71. { 0, }
  72. };
  73. MODULE_DEVICE_TABLE(pci, lpc_sch_ids);
  74. static int lpc_sch_probe(struct pci_dev *dev,
  75. const struct pci_device_id *id)
  76. {
  77. unsigned int base_addr_cfg;
  78. unsigned short base_addr;
  79. int i;
  80. int ret;
  81. pci_read_config_dword(dev, SMBASE, &base_addr_cfg);
  82. if (!(base_addr_cfg & (1 << 31))) {
  83. dev_err(&dev->dev, "Decode of the SMBus I/O range disabled\n");
  84. return -ENODEV;
  85. }
  86. base_addr = (unsigned short)base_addr_cfg;
  87. if (base_addr == 0) {
  88. dev_err(&dev->dev, "I/O space for SMBus uninitialized\n");
  89. return -ENODEV;
  90. }
  91. smbus_sch_resource.start = base_addr;
  92. smbus_sch_resource.end = base_addr + SMBUS_IO_SIZE - 1;
  93. pci_read_config_dword(dev, GPIOBASE, &base_addr_cfg);
  94. if (!(base_addr_cfg & (1 << 31))) {
  95. dev_err(&dev->dev, "Decode of the GPIO I/O range disabled\n");
  96. return -ENODEV;
  97. }
  98. base_addr = (unsigned short)base_addr_cfg;
  99. if (base_addr == 0) {
  100. dev_err(&dev->dev, "I/O space for GPIO uninitialized\n");
  101. return -ENODEV;
  102. }
  103. gpio_sch_resource.start = base_addr;
  104. if (id->device == PCI_DEVICE_ID_INTEL_CENTERTON_ILB)
  105. gpio_sch_resource.end = base_addr + GPIO_IO_SIZE_CENTERTON - 1;
  106. else
  107. gpio_sch_resource.end = base_addr + GPIO_IO_SIZE - 1;
  108. for (i=0; i < ARRAY_SIZE(lpc_sch_cells); i++)
  109. lpc_sch_cells[i].id = id->device;
  110. ret = mfd_add_devices(&dev->dev, 0,
  111. lpc_sch_cells, ARRAY_SIZE(lpc_sch_cells), NULL,
  112. 0, NULL);
  113. if (ret)
  114. goto out_dev;
  115. if (id->device == PCI_DEVICE_ID_INTEL_ITC_LPC
  116. || id->device == PCI_DEVICE_ID_INTEL_CENTERTON_ILB) {
  117. pci_read_config_dword(dev, WDTBASE, &base_addr_cfg);
  118. if (!(base_addr_cfg & (1 << 31))) {
  119. dev_err(&dev->dev, "Decode of the WDT I/O range disabled\n");
  120. ret = -ENODEV;
  121. goto out_dev;
  122. }
  123. base_addr = (unsigned short)base_addr_cfg;
  124. if (base_addr == 0) {
  125. dev_err(&dev->dev, "I/O space for WDT uninitialized\n");
  126. ret = -ENODEV;
  127. goto out_dev;
  128. }
  129. wdt_sch_resource.start = base_addr;
  130. wdt_sch_resource.end = base_addr + WDT_IO_SIZE - 1;
  131. for (i = 0; i < ARRAY_SIZE(tunnelcreek_cells); i++)
  132. tunnelcreek_cells[i].id = id->device;
  133. ret = mfd_add_devices(&dev->dev, 0, tunnelcreek_cells,
  134. ARRAY_SIZE(tunnelcreek_cells), NULL,
  135. 0, NULL);
  136. }
  137. return ret;
  138. out_dev:
  139. mfd_remove_devices(&dev->dev);
  140. return ret;
  141. }
  142. static void lpc_sch_remove(struct pci_dev *dev)
  143. {
  144. mfd_remove_devices(&dev->dev);
  145. }
  146. static struct pci_driver lpc_sch_driver = {
  147. .name = "lpc_sch",
  148. .id_table = lpc_sch_ids,
  149. .probe = lpc_sch_probe,
  150. .remove = lpc_sch_remove,
  151. };
  152. module_pci_driver(lpc_sch_driver);
  153. MODULE_AUTHOR("Denis Turischev <denis@compulab.co.il>");
  154. MODULE_DESCRIPTION("LPC interface for Intel Poulsbo SCH");
  155. MODULE_LICENSE("GPL");