verbs.c 29 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254
  1. /*
  2. * Copyright (c) 2004 Mellanox Technologies Ltd. All rights reserved.
  3. * Copyright (c) 2004 Infinicon Corporation. All rights reserved.
  4. * Copyright (c) 2004 Intel Corporation. All rights reserved.
  5. * Copyright (c) 2004 Topspin Corporation. All rights reserved.
  6. * Copyright (c) 2004 Voltaire Corporation. All rights reserved.
  7. * Copyright (c) 2005 Sun Microsystems, Inc. All rights reserved.
  8. * Copyright (c) 2005, 2006 Cisco Systems. All rights reserved.
  9. *
  10. * This software is available to you under a choice of one of two
  11. * licenses. You may choose to be licensed under the terms of the GNU
  12. * General Public License (GPL) Version 2, available from the file
  13. * COPYING in the main directory of this source tree, or the
  14. * OpenIB.org BSD license below:
  15. *
  16. * Redistribution and use in source and binary forms, with or
  17. * without modification, are permitted provided that the following
  18. * conditions are met:
  19. *
  20. * - Redistributions of source code must retain the above
  21. * copyright notice, this list of conditions and the following
  22. * disclaimer.
  23. *
  24. * - Redistributions in binary form must reproduce the above
  25. * copyright notice, this list of conditions and the following
  26. * disclaimer in the documentation and/or other materials
  27. * provided with the distribution.
  28. *
  29. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
  30. * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
  31. * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
  32. * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
  33. * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
  34. * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
  35. * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
  36. * SOFTWARE.
  37. */
  38. #include <linux/errno.h>
  39. #include <linux/err.h>
  40. #include <linux/export.h>
  41. #include <linux/string.h>
  42. #include <linux/slab.h>
  43. #include <rdma/ib_verbs.h>
  44. #include <rdma/ib_cache.h>
  45. int ib_rate_to_mult(enum ib_rate rate)
  46. {
  47. switch (rate) {
  48. case IB_RATE_2_5_GBPS: return 1;
  49. case IB_RATE_5_GBPS: return 2;
  50. case IB_RATE_10_GBPS: return 4;
  51. case IB_RATE_20_GBPS: return 8;
  52. case IB_RATE_30_GBPS: return 12;
  53. case IB_RATE_40_GBPS: return 16;
  54. case IB_RATE_60_GBPS: return 24;
  55. case IB_RATE_80_GBPS: return 32;
  56. case IB_RATE_120_GBPS: return 48;
  57. default: return -1;
  58. }
  59. }
  60. EXPORT_SYMBOL(ib_rate_to_mult);
  61. enum ib_rate mult_to_ib_rate(int mult)
  62. {
  63. switch (mult) {
  64. case 1: return IB_RATE_2_5_GBPS;
  65. case 2: return IB_RATE_5_GBPS;
  66. case 4: return IB_RATE_10_GBPS;
  67. case 8: return IB_RATE_20_GBPS;
  68. case 12: return IB_RATE_30_GBPS;
  69. case 16: return IB_RATE_40_GBPS;
  70. case 24: return IB_RATE_60_GBPS;
  71. case 32: return IB_RATE_80_GBPS;
  72. case 48: return IB_RATE_120_GBPS;
  73. default: return IB_RATE_PORT_CURRENT;
  74. }
  75. }
  76. EXPORT_SYMBOL(mult_to_ib_rate);
  77. int ib_rate_to_mbps(enum ib_rate rate)
  78. {
  79. switch (rate) {
  80. case IB_RATE_2_5_GBPS: return 2500;
  81. case IB_RATE_5_GBPS: return 5000;
  82. case IB_RATE_10_GBPS: return 10000;
  83. case IB_RATE_20_GBPS: return 20000;
  84. case IB_RATE_30_GBPS: return 30000;
  85. case IB_RATE_40_GBPS: return 40000;
  86. case IB_RATE_60_GBPS: return 60000;
  87. case IB_RATE_80_GBPS: return 80000;
  88. case IB_RATE_120_GBPS: return 120000;
  89. case IB_RATE_14_GBPS: return 14062;
  90. case IB_RATE_56_GBPS: return 56250;
  91. case IB_RATE_112_GBPS: return 112500;
  92. case IB_RATE_168_GBPS: return 168750;
  93. case IB_RATE_25_GBPS: return 25781;
  94. case IB_RATE_100_GBPS: return 103125;
  95. case IB_RATE_200_GBPS: return 206250;
  96. case IB_RATE_300_GBPS: return 309375;
  97. default: return -1;
  98. }
  99. }
  100. EXPORT_SYMBOL(ib_rate_to_mbps);
  101. enum rdma_transport_type
  102. rdma_node_get_transport(enum rdma_node_type node_type)
  103. {
  104. switch (node_type) {
  105. case RDMA_NODE_IB_CA:
  106. case RDMA_NODE_IB_SWITCH:
  107. case RDMA_NODE_IB_ROUTER:
  108. return RDMA_TRANSPORT_IB;
  109. case RDMA_NODE_RNIC:
  110. return RDMA_TRANSPORT_IWARP;
  111. default:
  112. BUG();
  113. return 0;
  114. }
  115. }
  116. EXPORT_SYMBOL(rdma_node_get_transport);
  117. enum rdma_link_layer rdma_port_get_link_layer(struct ib_device *device, u8 port_num)
  118. {
  119. if (device->get_link_layer)
  120. return device->get_link_layer(device, port_num);
  121. switch (rdma_node_get_transport(device->node_type)) {
  122. case RDMA_TRANSPORT_IB:
  123. return IB_LINK_LAYER_INFINIBAND;
  124. case RDMA_TRANSPORT_IWARP:
  125. return IB_LINK_LAYER_ETHERNET;
  126. default:
  127. return IB_LINK_LAYER_UNSPECIFIED;
  128. }
  129. }
  130. EXPORT_SYMBOL(rdma_port_get_link_layer);
  131. /* Protection domains */
  132. struct ib_pd *ib_alloc_pd(struct ib_device *device)
  133. {
  134. struct ib_pd *pd;
  135. pd = device->alloc_pd(device, NULL, NULL);
  136. if (!IS_ERR(pd)) {
  137. pd->device = device;
  138. pd->uobject = NULL;
  139. atomic_set(&pd->usecnt, 0);
  140. }
  141. return pd;
  142. }
  143. EXPORT_SYMBOL(ib_alloc_pd);
  144. int ib_dealloc_pd(struct ib_pd *pd)
  145. {
  146. if (atomic_read(&pd->usecnt))
  147. return -EBUSY;
  148. return pd->device->dealloc_pd(pd);
  149. }
  150. EXPORT_SYMBOL(ib_dealloc_pd);
  151. /* Address handles */
  152. struct ib_ah *ib_create_ah(struct ib_pd *pd, struct ib_ah_attr *ah_attr)
  153. {
  154. struct ib_ah *ah;
  155. ah = pd->device->create_ah(pd, ah_attr);
  156. if (!IS_ERR(ah)) {
  157. ah->device = pd->device;
  158. ah->pd = pd;
  159. ah->uobject = NULL;
  160. atomic_inc(&pd->usecnt);
  161. }
  162. return ah;
  163. }
  164. EXPORT_SYMBOL(ib_create_ah);
  165. int ib_init_ah_from_wc(struct ib_device *device, u8 port_num, struct ib_wc *wc,
  166. struct ib_grh *grh, struct ib_ah_attr *ah_attr)
  167. {
  168. u32 flow_class;
  169. u16 gid_index;
  170. int ret;
  171. memset(ah_attr, 0, sizeof *ah_attr);
  172. ah_attr->dlid = wc->slid;
  173. ah_attr->sl = wc->sl;
  174. ah_attr->src_path_bits = wc->dlid_path_bits;
  175. ah_attr->port_num = port_num;
  176. if (wc->wc_flags & IB_WC_GRH) {
  177. ah_attr->ah_flags = IB_AH_GRH;
  178. ah_attr->grh.dgid = grh->sgid;
  179. ret = ib_find_cached_gid(device, &grh->dgid, &port_num,
  180. &gid_index);
  181. if (ret)
  182. return ret;
  183. ah_attr->grh.sgid_index = (u8) gid_index;
  184. flow_class = be32_to_cpu(grh->version_tclass_flow);
  185. ah_attr->grh.flow_label = flow_class & 0xFFFFF;
  186. ah_attr->grh.hop_limit = 0xFF;
  187. ah_attr->grh.traffic_class = (flow_class >> 20) & 0xFF;
  188. }
  189. return 0;
  190. }
  191. EXPORT_SYMBOL(ib_init_ah_from_wc);
  192. struct ib_ah *ib_create_ah_from_wc(struct ib_pd *pd, struct ib_wc *wc,
  193. struct ib_grh *grh, u8 port_num)
  194. {
  195. struct ib_ah_attr ah_attr;
  196. int ret;
  197. ret = ib_init_ah_from_wc(pd->device, port_num, wc, grh, &ah_attr);
  198. if (ret)
  199. return ERR_PTR(ret);
  200. return ib_create_ah(pd, &ah_attr);
  201. }
  202. EXPORT_SYMBOL(ib_create_ah_from_wc);
  203. int ib_modify_ah(struct ib_ah *ah, struct ib_ah_attr *ah_attr)
  204. {
  205. return ah->device->modify_ah ?
  206. ah->device->modify_ah(ah, ah_attr) :
  207. -ENOSYS;
  208. }
  209. EXPORT_SYMBOL(ib_modify_ah);
  210. int ib_query_ah(struct ib_ah *ah, struct ib_ah_attr *ah_attr)
  211. {
  212. return ah->device->query_ah ?
  213. ah->device->query_ah(ah, ah_attr) :
  214. -ENOSYS;
  215. }
  216. EXPORT_SYMBOL(ib_query_ah);
  217. int ib_destroy_ah(struct ib_ah *ah)
  218. {
  219. struct ib_pd *pd;
  220. int ret;
  221. pd = ah->pd;
  222. ret = ah->device->destroy_ah(ah);
  223. if (!ret)
  224. atomic_dec(&pd->usecnt);
  225. return ret;
  226. }
  227. EXPORT_SYMBOL(ib_destroy_ah);
  228. /* Shared receive queues */
  229. struct ib_srq *ib_create_srq(struct ib_pd *pd,
  230. struct ib_srq_init_attr *srq_init_attr)
  231. {
  232. struct ib_srq *srq;
  233. if (!pd->device->create_srq)
  234. return ERR_PTR(-ENOSYS);
  235. srq = pd->device->create_srq(pd, srq_init_attr, NULL);
  236. if (!IS_ERR(srq)) {
  237. srq->device = pd->device;
  238. srq->pd = pd;
  239. srq->uobject = NULL;
  240. srq->event_handler = srq_init_attr->event_handler;
  241. srq->srq_context = srq_init_attr->srq_context;
  242. srq->srq_type = srq_init_attr->srq_type;
  243. if (srq->srq_type == IB_SRQT_XRC) {
  244. srq->ext.xrc.xrcd = srq_init_attr->ext.xrc.xrcd;
  245. srq->ext.xrc.cq = srq_init_attr->ext.xrc.cq;
  246. atomic_inc(&srq->ext.xrc.xrcd->usecnt);
  247. atomic_inc(&srq->ext.xrc.cq->usecnt);
  248. }
  249. atomic_inc(&pd->usecnt);
  250. atomic_set(&srq->usecnt, 0);
  251. }
  252. return srq;
  253. }
  254. EXPORT_SYMBOL(ib_create_srq);
  255. int ib_modify_srq(struct ib_srq *srq,
  256. struct ib_srq_attr *srq_attr,
  257. enum ib_srq_attr_mask srq_attr_mask)
  258. {
  259. return srq->device->modify_srq ?
  260. srq->device->modify_srq(srq, srq_attr, srq_attr_mask, NULL) :
  261. -ENOSYS;
  262. }
  263. EXPORT_SYMBOL(ib_modify_srq);
  264. int ib_query_srq(struct ib_srq *srq,
  265. struct ib_srq_attr *srq_attr)
  266. {
  267. return srq->device->query_srq ?
  268. srq->device->query_srq(srq, srq_attr) : -ENOSYS;
  269. }
  270. EXPORT_SYMBOL(ib_query_srq);
  271. int ib_destroy_srq(struct ib_srq *srq)
  272. {
  273. struct ib_pd *pd;
  274. enum ib_srq_type srq_type;
  275. struct ib_xrcd *uninitialized_var(xrcd);
  276. struct ib_cq *uninitialized_var(cq);
  277. int ret;
  278. if (atomic_read(&srq->usecnt))
  279. return -EBUSY;
  280. pd = srq->pd;
  281. srq_type = srq->srq_type;
  282. if (srq_type == IB_SRQT_XRC) {
  283. xrcd = srq->ext.xrc.xrcd;
  284. cq = srq->ext.xrc.cq;
  285. }
  286. ret = srq->device->destroy_srq(srq);
  287. if (!ret) {
  288. atomic_dec(&pd->usecnt);
  289. if (srq_type == IB_SRQT_XRC) {
  290. atomic_dec(&xrcd->usecnt);
  291. atomic_dec(&cq->usecnt);
  292. }
  293. }
  294. return ret;
  295. }
  296. EXPORT_SYMBOL(ib_destroy_srq);
  297. /* Queue pairs */
  298. static void __ib_shared_qp_event_handler(struct ib_event *event, void *context)
  299. {
  300. struct ib_qp *qp = context;
  301. list_for_each_entry(event->element.qp, &qp->open_list, open_list)
  302. event->element.qp->event_handler(event, event->element.qp->qp_context);
  303. }
  304. static void __ib_insert_xrcd_qp(struct ib_xrcd *xrcd, struct ib_qp *qp)
  305. {
  306. mutex_lock(&xrcd->tgt_qp_mutex);
  307. list_add(&qp->xrcd_list, &xrcd->tgt_qp_list);
  308. mutex_unlock(&xrcd->tgt_qp_mutex);
  309. }
  310. static struct ib_qp *__ib_open_qp(struct ib_qp *real_qp,
  311. void (*event_handler)(struct ib_event *, void *),
  312. void *qp_context)
  313. {
  314. struct ib_qp *qp;
  315. unsigned long flags;
  316. qp = kzalloc(sizeof *qp, GFP_KERNEL);
  317. if (!qp)
  318. return ERR_PTR(-ENOMEM);
  319. qp->real_qp = real_qp;
  320. atomic_inc(&real_qp->usecnt);
  321. qp->device = real_qp->device;
  322. qp->event_handler = event_handler;
  323. qp->qp_context = qp_context;
  324. qp->qp_num = real_qp->qp_num;
  325. qp->qp_type = real_qp->qp_type;
  326. spin_lock_irqsave(&real_qp->device->event_handler_lock, flags);
  327. list_add(&qp->open_list, &real_qp->open_list);
  328. spin_unlock_irqrestore(&real_qp->device->event_handler_lock, flags);
  329. return qp;
  330. }
  331. struct ib_qp *ib_open_qp(struct ib_xrcd *xrcd,
  332. struct ib_qp_open_attr *qp_open_attr)
  333. {
  334. struct ib_qp *qp, *real_qp;
  335. if (qp_open_attr->qp_type != IB_QPT_XRC_TGT)
  336. return ERR_PTR(-EINVAL);
  337. qp = ERR_PTR(-EINVAL);
  338. mutex_lock(&xrcd->tgt_qp_mutex);
  339. list_for_each_entry(real_qp, &xrcd->tgt_qp_list, xrcd_list) {
  340. if (real_qp->qp_num == qp_open_attr->qp_num) {
  341. qp = __ib_open_qp(real_qp, qp_open_attr->event_handler,
  342. qp_open_attr->qp_context);
  343. break;
  344. }
  345. }
  346. mutex_unlock(&xrcd->tgt_qp_mutex);
  347. return qp;
  348. }
  349. EXPORT_SYMBOL(ib_open_qp);
  350. struct ib_qp *ib_create_qp(struct ib_pd *pd,
  351. struct ib_qp_init_attr *qp_init_attr)
  352. {
  353. struct ib_qp *qp, *real_qp;
  354. struct ib_device *device;
  355. device = pd ? pd->device : qp_init_attr->xrcd->device;
  356. qp = device->create_qp(pd, qp_init_attr, NULL);
  357. if (!IS_ERR(qp)) {
  358. qp->device = device;
  359. qp->real_qp = qp;
  360. qp->uobject = NULL;
  361. qp->qp_type = qp_init_attr->qp_type;
  362. atomic_set(&qp->usecnt, 0);
  363. if (qp_init_attr->qp_type == IB_QPT_XRC_TGT) {
  364. qp->event_handler = __ib_shared_qp_event_handler;
  365. qp->qp_context = qp;
  366. qp->pd = NULL;
  367. qp->send_cq = qp->recv_cq = NULL;
  368. qp->srq = NULL;
  369. qp->xrcd = qp_init_attr->xrcd;
  370. atomic_inc(&qp_init_attr->xrcd->usecnt);
  371. INIT_LIST_HEAD(&qp->open_list);
  372. real_qp = qp;
  373. qp = __ib_open_qp(real_qp, qp_init_attr->event_handler,
  374. qp_init_attr->qp_context);
  375. if (!IS_ERR(qp))
  376. __ib_insert_xrcd_qp(qp_init_attr->xrcd, real_qp);
  377. else
  378. real_qp->device->destroy_qp(real_qp);
  379. } else {
  380. qp->event_handler = qp_init_attr->event_handler;
  381. qp->qp_context = qp_init_attr->qp_context;
  382. if (qp_init_attr->qp_type == IB_QPT_XRC_INI) {
  383. qp->recv_cq = NULL;
  384. qp->srq = NULL;
  385. } else {
  386. qp->recv_cq = qp_init_attr->recv_cq;
  387. atomic_inc(&qp_init_attr->recv_cq->usecnt);
  388. qp->srq = qp_init_attr->srq;
  389. if (qp->srq)
  390. atomic_inc(&qp_init_attr->srq->usecnt);
  391. }
  392. qp->pd = pd;
  393. qp->send_cq = qp_init_attr->send_cq;
  394. qp->xrcd = NULL;
  395. atomic_inc(&pd->usecnt);
  396. atomic_inc(&qp_init_attr->send_cq->usecnt);
  397. }
  398. }
  399. return qp;
  400. }
  401. EXPORT_SYMBOL(ib_create_qp);
  402. static const struct {
  403. int valid;
  404. enum ib_qp_attr_mask req_param[IB_QPT_MAX];
  405. enum ib_qp_attr_mask opt_param[IB_QPT_MAX];
  406. } qp_state_table[IB_QPS_ERR + 1][IB_QPS_ERR + 1] = {
  407. [IB_QPS_RESET] = {
  408. [IB_QPS_RESET] = { .valid = 1 },
  409. [IB_QPS_INIT] = {
  410. .valid = 1,
  411. .req_param = {
  412. [IB_QPT_UD] = (IB_QP_PKEY_INDEX |
  413. IB_QP_PORT |
  414. IB_QP_QKEY),
  415. [IB_QPT_RAW_PACKET] = IB_QP_PORT,
  416. [IB_QPT_UC] = (IB_QP_PKEY_INDEX |
  417. IB_QP_PORT |
  418. IB_QP_ACCESS_FLAGS),
  419. [IB_QPT_RC] = (IB_QP_PKEY_INDEX |
  420. IB_QP_PORT |
  421. IB_QP_ACCESS_FLAGS),
  422. [IB_QPT_XRC_INI] = (IB_QP_PKEY_INDEX |
  423. IB_QP_PORT |
  424. IB_QP_ACCESS_FLAGS),
  425. [IB_QPT_XRC_TGT] = (IB_QP_PKEY_INDEX |
  426. IB_QP_PORT |
  427. IB_QP_ACCESS_FLAGS),
  428. [IB_QPT_SMI] = (IB_QP_PKEY_INDEX |
  429. IB_QP_QKEY),
  430. [IB_QPT_GSI] = (IB_QP_PKEY_INDEX |
  431. IB_QP_QKEY),
  432. }
  433. },
  434. },
  435. [IB_QPS_INIT] = {
  436. [IB_QPS_RESET] = { .valid = 1 },
  437. [IB_QPS_ERR] = { .valid = 1 },
  438. [IB_QPS_INIT] = {
  439. .valid = 1,
  440. .opt_param = {
  441. [IB_QPT_UD] = (IB_QP_PKEY_INDEX |
  442. IB_QP_PORT |
  443. IB_QP_QKEY),
  444. [IB_QPT_UC] = (IB_QP_PKEY_INDEX |
  445. IB_QP_PORT |
  446. IB_QP_ACCESS_FLAGS),
  447. [IB_QPT_RC] = (IB_QP_PKEY_INDEX |
  448. IB_QP_PORT |
  449. IB_QP_ACCESS_FLAGS),
  450. [IB_QPT_XRC_INI] = (IB_QP_PKEY_INDEX |
  451. IB_QP_PORT |
  452. IB_QP_ACCESS_FLAGS),
  453. [IB_QPT_XRC_TGT] = (IB_QP_PKEY_INDEX |
  454. IB_QP_PORT |
  455. IB_QP_ACCESS_FLAGS),
  456. [IB_QPT_SMI] = (IB_QP_PKEY_INDEX |
  457. IB_QP_QKEY),
  458. [IB_QPT_GSI] = (IB_QP_PKEY_INDEX |
  459. IB_QP_QKEY),
  460. }
  461. },
  462. [IB_QPS_RTR] = {
  463. .valid = 1,
  464. .req_param = {
  465. [IB_QPT_UC] = (IB_QP_AV |
  466. IB_QP_PATH_MTU |
  467. IB_QP_DEST_QPN |
  468. IB_QP_RQ_PSN),
  469. [IB_QPT_RC] = (IB_QP_AV |
  470. IB_QP_PATH_MTU |
  471. IB_QP_DEST_QPN |
  472. IB_QP_RQ_PSN |
  473. IB_QP_MAX_DEST_RD_ATOMIC |
  474. IB_QP_MIN_RNR_TIMER),
  475. [IB_QPT_XRC_INI] = (IB_QP_AV |
  476. IB_QP_PATH_MTU |
  477. IB_QP_DEST_QPN |
  478. IB_QP_RQ_PSN),
  479. [IB_QPT_XRC_TGT] = (IB_QP_AV |
  480. IB_QP_PATH_MTU |
  481. IB_QP_DEST_QPN |
  482. IB_QP_RQ_PSN |
  483. IB_QP_MAX_DEST_RD_ATOMIC |
  484. IB_QP_MIN_RNR_TIMER),
  485. },
  486. .opt_param = {
  487. [IB_QPT_UD] = (IB_QP_PKEY_INDEX |
  488. IB_QP_QKEY),
  489. [IB_QPT_UC] = (IB_QP_ALT_PATH |
  490. IB_QP_ACCESS_FLAGS |
  491. IB_QP_PKEY_INDEX),
  492. [IB_QPT_RC] = (IB_QP_ALT_PATH |
  493. IB_QP_ACCESS_FLAGS |
  494. IB_QP_PKEY_INDEX),
  495. [IB_QPT_XRC_INI] = (IB_QP_ALT_PATH |
  496. IB_QP_ACCESS_FLAGS |
  497. IB_QP_PKEY_INDEX),
  498. [IB_QPT_XRC_TGT] = (IB_QP_ALT_PATH |
  499. IB_QP_ACCESS_FLAGS |
  500. IB_QP_PKEY_INDEX),
  501. [IB_QPT_SMI] = (IB_QP_PKEY_INDEX |
  502. IB_QP_QKEY),
  503. [IB_QPT_GSI] = (IB_QP_PKEY_INDEX |
  504. IB_QP_QKEY),
  505. }
  506. }
  507. },
  508. [IB_QPS_RTR] = {
  509. [IB_QPS_RESET] = { .valid = 1 },
  510. [IB_QPS_ERR] = { .valid = 1 },
  511. [IB_QPS_RTS] = {
  512. .valid = 1,
  513. .req_param = {
  514. [IB_QPT_UD] = IB_QP_SQ_PSN,
  515. [IB_QPT_UC] = IB_QP_SQ_PSN,
  516. [IB_QPT_RC] = (IB_QP_TIMEOUT |
  517. IB_QP_RETRY_CNT |
  518. IB_QP_RNR_RETRY |
  519. IB_QP_SQ_PSN |
  520. IB_QP_MAX_QP_RD_ATOMIC),
  521. [IB_QPT_XRC_INI] = (IB_QP_TIMEOUT |
  522. IB_QP_RETRY_CNT |
  523. IB_QP_RNR_RETRY |
  524. IB_QP_SQ_PSN |
  525. IB_QP_MAX_QP_RD_ATOMIC),
  526. [IB_QPT_XRC_TGT] = (IB_QP_TIMEOUT |
  527. IB_QP_SQ_PSN),
  528. [IB_QPT_SMI] = IB_QP_SQ_PSN,
  529. [IB_QPT_GSI] = IB_QP_SQ_PSN,
  530. },
  531. .opt_param = {
  532. [IB_QPT_UD] = (IB_QP_CUR_STATE |
  533. IB_QP_QKEY),
  534. [IB_QPT_UC] = (IB_QP_CUR_STATE |
  535. IB_QP_ALT_PATH |
  536. IB_QP_ACCESS_FLAGS |
  537. IB_QP_PATH_MIG_STATE),
  538. [IB_QPT_RC] = (IB_QP_CUR_STATE |
  539. IB_QP_ALT_PATH |
  540. IB_QP_ACCESS_FLAGS |
  541. IB_QP_MIN_RNR_TIMER |
  542. IB_QP_PATH_MIG_STATE),
  543. [IB_QPT_XRC_INI] = (IB_QP_CUR_STATE |
  544. IB_QP_ALT_PATH |
  545. IB_QP_ACCESS_FLAGS |
  546. IB_QP_PATH_MIG_STATE),
  547. [IB_QPT_XRC_TGT] = (IB_QP_CUR_STATE |
  548. IB_QP_ALT_PATH |
  549. IB_QP_ACCESS_FLAGS |
  550. IB_QP_MIN_RNR_TIMER |
  551. IB_QP_PATH_MIG_STATE),
  552. [IB_QPT_SMI] = (IB_QP_CUR_STATE |
  553. IB_QP_QKEY),
  554. [IB_QPT_GSI] = (IB_QP_CUR_STATE |
  555. IB_QP_QKEY),
  556. }
  557. }
  558. },
  559. [IB_QPS_RTS] = {
  560. [IB_QPS_RESET] = { .valid = 1 },
  561. [IB_QPS_ERR] = { .valid = 1 },
  562. [IB_QPS_RTS] = {
  563. .valid = 1,
  564. .opt_param = {
  565. [IB_QPT_UD] = (IB_QP_CUR_STATE |
  566. IB_QP_QKEY),
  567. [IB_QPT_UC] = (IB_QP_CUR_STATE |
  568. IB_QP_ACCESS_FLAGS |
  569. IB_QP_ALT_PATH |
  570. IB_QP_PATH_MIG_STATE),
  571. [IB_QPT_RC] = (IB_QP_CUR_STATE |
  572. IB_QP_ACCESS_FLAGS |
  573. IB_QP_ALT_PATH |
  574. IB_QP_PATH_MIG_STATE |
  575. IB_QP_MIN_RNR_TIMER),
  576. [IB_QPT_XRC_INI] = (IB_QP_CUR_STATE |
  577. IB_QP_ACCESS_FLAGS |
  578. IB_QP_ALT_PATH |
  579. IB_QP_PATH_MIG_STATE),
  580. [IB_QPT_XRC_TGT] = (IB_QP_CUR_STATE |
  581. IB_QP_ACCESS_FLAGS |
  582. IB_QP_ALT_PATH |
  583. IB_QP_PATH_MIG_STATE |
  584. IB_QP_MIN_RNR_TIMER),
  585. [IB_QPT_SMI] = (IB_QP_CUR_STATE |
  586. IB_QP_QKEY),
  587. [IB_QPT_GSI] = (IB_QP_CUR_STATE |
  588. IB_QP_QKEY),
  589. }
  590. },
  591. [IB_QPS_SQD] = {
  592. .valid = 1,
  593. .opt_param = {
  594. [IB_QPT_UD] = IB_QP_EN_SQD_ASYNC_NOTIFY,
  595. [IB_QPT_UC] = IB_QP_EN_SQD_ASYNC_NOTIFY,
  596. [IB_QPT_RC] = IB_QP_EN_SQD_ASYNC_NOTIFY,
  597. [IB_QPT_XRC_INI] = IB_QP_EN_SQD_ASYNC_NOTIFY,
  598. [IB_QPT_XRC_TGT] = IB_QP_EN_SQD_ASYNC_NOTIFY, /* ??? */
  599. [IB_QPT_SMI] = IB_QP_EN_SQD_ASYNC_NOTIFY,
  600. [IB_QPT_GSI] = IB_QP_EN_SQD_ASYNC_NOTIFY
  601. }
  602. },
  603. },
  604. [IB_QPS_SQD] = {
  605. [IB_QPS_RESET] = { .valid = 1 },
  606. [IB_QPS_ERR] = { .valid = 1 },
  607. [IB_QPS_RTS] = {
  608. .valid = 1,
  609. .opt_param = {
  610. [IB_QPT_UD] = (IB_QP_CUR_STATE |
  611. IB_QP_QKEY),
  612. [IB_QPT_UC] = (IB_QP_CUR_STATE |
  613. IB_QP_ALT_PATH |
  614. IB_QP_ACCESS_FLAGS |
  615. IB_QP_PATH_MIG_STATE),
  616. [IB_QPT_RC] = (IB_QP_CUR_STATE |
  617. IB_QP_ALT_PATH |
  618. IB_QP_ACCESS_FLAGS |
  619. IB_QP_MIN_RNR_TIMER |
  620. IB_QP_PATH_MIG_STATE),
  621. [IB_QPT_XRC_INI] = (IB_QP_CUR_STATE |
  622. IB_QP_ALT_PATH |
  623. IB_QP_ACCESS_FLAGS |
  624. IB_QP_PATH_MIG_STATE),
  625. [IB_QPT_XRC_TGT] = (IB_QP_CUR_STATE |
  626. IB_QP_ALT_PATH |
  627. IB_QP_ACCESS_FLAGS |
  628. IB_QP_MIN_RNR_TIMER |
  629. IB_QP_PATH_MIG_STATE),
  630. [IB_QPT_SMI] = (IB_QP_CUR_STATE |
  631. IB_QP_QKEY),
  632. [IB_QPT_GSI] = (IB_QP_CUR_STATE |
  633. IB_QP_QKEY),
  634. }
  635. },
  636. [IB_QPS_SQD] = {
  637. .valid = 1,
  638. .opt_param = {
  639. [IB_QPT_UD] = (IB_QP_PKEY_INDEX |
  640. IB_QP_QKEY),
  641. [IB_QPT_UC] = (IB_QP_AV |
  642. IB_QP_ALT_PATH |
  643. IB_QP_ACCESS_FLAGS |
  644. IB_QP_PKEY_INDEX |
  645. IB_QP_PATH_MIG_STATE),
  646. [IB_QPT_RC] = (IB_QP_PORT |
  647. IB_QP_AV |
  648. IB_QP_TIMEOUT |
  649. IB_QP_RETRY_CNT |
  650. IB_QP_RNR_RETRY |
  651. IB_QP_MAX_QP_RD_ATOMIC |
  652. IB_QP_MAX_DEST_RD_ATOMIC |
  653. IB_QP_ALT_PATH |
  654. IB_QP_ACCESS_FLAGS |
  655. IB_QP_PKEY_INDEX |
  656. IB_QP_MIN_RNR_TIMER |
  657. IB_QP_PATH_MIG_STATE),
  658. [IB_QPT_XRC_INI] = (IB_QP_PORT |
  659. IB_QP_AV |
  660. IB_QP_TIMEOUT |
  661. IB_QP_RETRY_CNT |
  662. IB_QP_RNR_RETRY |
  663. IB_QP_MAX_QP_RD_ATOMIC |
  664. IB_QP_ALT_PATH |
  665. IB_QP_ACCESS_FLAGS |
  666. IB_QP_PKEY_INDEX |
  667. IB_QP_PATH_MIG_STATE),
  668. [IB_QPT_XRC_TGT] = (IB_QP_PORT |
  669. IB_QP_AV |
  670. IB_QP_TIMEOUT |
  671. IB_QP_MAX_DEST_RD_ATOMIC |
  672. IB_QP_ALT_PATH |
  673. IB_QP_ACCESS_FLAGS |
  674. IB_QP_PKEY_INDEX |
  675. IB_QP_MIN_RNR_TIMER |
  676. IB_QP_PATH_MIG_STATE),
  677. [IB_QPT_SMI] = (IB_QP_PKEY_INDEX |
  678. IB_QP_QKEY),
  679. [IB_QPT_GSI] = (IB_QP_PKEY_INDEX |
  680. IB_QP_QKEY),
  681. }
  682. }
  683. },
  684. [IB_QPS_SQE] = {
  685. [IB_QPS_RESET] = { .valid = 1 },
  686. [IB_QPS_ERR] = { .valid = 1 },
  687. [IB_QPS_RTS] = {
  688. .valid = 1,
  689. .opt_param = {
  690. [IB_QPT_UD] = (IB_QP_CUR_STATE |
  691. IB_QP_QKEY),
  692. [IB_QPT_UC] = (IB_QP_CUR_STATE |
  693. IB_QP_ACCESS_FLAGS),
  694. [IB_QPT_SMI] = (IB_QP_CUR_STATE |
  695. IB_QP_QKEY),
  696. [IB_QPT_GSI] = (IB_QP_CUR_STATE |
  697. IB_QP_QKEY),
  698. }
  699. }
  700. },
  701. [IB_QPS_ERR] = {
  702. [IB_QPS_RESET] = { .valid = 1 },
  703. [IB_QPS_ERR] = { .valid = 1 }
  704. }
  705. };
  706. int ib_modify_qp_is_ok(enum ib_qp_state cur_state, enum ib_qp_state next_state,
  707. enum ib_qp_type type, enum ib_qp_attr_mask mask)
  708. {
  709. enum ib_qp_attr_mask req_param, opt_param;
  710. if (cur_state < 0 || cur_state > IB_QPS_ERR ||
  711. next_state < 0 || next_state > IB_QPS_ERR)
  712. return 0;
  713. if (mask & IB_QP_CUR_STATE &&
  714. cur_state != IB_QPS_RTR && cur_state != IB_QPS_RTS &&
  715. cur_state != IB_QPS_SQD && cur_state != IB_QPS_SQE)
  716. return 0;
  717. if (!qp_state_table[cur_state][next_state].valid)
  718. return 0;
  719. req_param = qp_state_table[cur_state][next_state].req_param[type];
  720. opt_param = qp_state_table[cur_state][next_state].opt_param[type];
  721. if ((mask & req_param) != req_param)
  722. return 0;
  723. if (mask & ~(req_param | opt_param | IB_QP_STATE))
  724. return 0;
  725. return 1;
  726. }
  727. EXPORT_SYMBOL(ib_modify_qp_is_ok);
  728. int ib_modify_qp(struct ib_qp *qp,
  729. struct ib_qp_attr *qp_attr,
  730. int qp_attr_mask)
  731. {
  732. return qp->device->modify_qp(qp->real_qp, qp_attr, qp_attr_mask, NULL);
  733. }
  734. EXPORT_SYMBOL(ib_modify_qp);
  735. int ib_query_qp(struct ib_qp *qp,
  736. struct ib_qp_attr *qp_attr,
  737. int qp_attr_mask,
  738. struct ib_qp_init_attr *qp_init_attr)
  739. {
  740. return qp->device->query_qp ?
  741. qp->device->query_qp(qp->real_qp, qp_attr, qp_attr_mask, qp_init_attr) :
  742. -ENOSYS;
  743. }
  744. EXPORT_SYMBOL(ib_query_qp);
  745. int ib_close_qp(struct ib_qp *qp)
  746. {
  747. struct ib_qp *real_qp;
  748. unsigned long flags;
  749. real_qp = qp->real_qp;
  750. if (real_qp == qp)
  751. return -EINVAL;
  752. spin_lock_irqsave(&real_qp->device->event_handler_lock, flags);
  753. list_del(&qp->open_list);
  754. spin_unlock_irqrestore(&real_qp->device->event_handler_lock, flags);
  755. atomic_dec(&real_qp->usecnt);
  756. kfree(qp);
  757. return 0;
  758. }
  759. EXPORT_SYMBOL(ib_close_qp);
  760. static int __ib_destroy_shared_qp(struct ib_qp *qp)
  761. {
  762. struct ib_xrcd *xrcd;
  763. struct ib_qp *real_qp;
  764. int ret;
  765. real_qp = qp->real_qp;
  766. xrcd = real_qp->xrcd;
  767. mutex_lock(&xrcd->tgt_qp_mutex);
  768. ib_close_qp(qp);
  769. if (atomic_read(&real_qp->usecnt) == 0)
  770. list_del(&real_qp->xrcd_list);
  771. else
  772. real_qp = NULL;
  773. mutex_unlock(&xrcd->tgt_qp_mutex);
  774. if (real_qp) {
  775. ret = ib_destroy_qp(real_qp);
  776. if (!ret)
  777. atomic_dec(&xrcd->usecnt);
  778. else
  779. __ib_insert_xrcd_qp(xrcd, real_qp);
  780. }
  781. return 0;
  782. }
  783. int ib_destroy_qp(struct ib_qp *qp)
  784. {
  785. struct ib_pd *pd;
  786. struct ib_cq *scq, *rcq;
  787. struct ib_srq *srq;
  788. int ret;
  789. if (atomic_read(&qp->usecnt))
  790. return -EBUSY;
  791. if (qp->real_qp != qp)
  792. return __ib_destroy_shared_qp(qp);
  793. pd = qp->pd;
  794. scq = qp->send_cq;
  795. rcq = qp->recv_cq;
  796. srq = qp->srq;
  797. ret = qp->device->destroy_qp(qp);
  798. if (!ret) {
  799. if (pd)
  800. atomic_dec(&pd->usecnt);
  801. if (scq)
  802. atomic_dec(&scq->usecnt);
  803. if (rcq)
  804. atomic_dec(&rcq->usecnt);
  805. if (srq)
  806. atomic_dec(&srq->usecnt);
  807. }
  808. return ret;
  809. }
  810. EXPORT_SYMBOL(ib_destroy_qp);
  811. /* Completion queues */
  812. struct ib_cq *ib_create_cq(struct ib_device *device,
  813. ib_comp_handler comp_handler,
  814. void (*event_handler)(struct ib_event *, void *),
  815. void *cq_context, int cqe, int comp_vector)
  816. {
  817. struct ib_cq *cq;
  818. cq = device->create_cq(device, cqe, comp_vector, NULL, NULL);
  819. if (!IS_ERR(cq)) {
  820. cq->device = device;
  821. cq->uobject = NULL;
  822. cq->comp_handler = comp_handler;
  823. cq->event_handler = event_handler;
  824. cq->cq_context = cq_context;
  825. atomic_set(&cq->usecnt, 0);
  826. }
  827. return cq;
  828. }
  829. EXPORT_SYMBOL(ib_create_cq);
  830. int ib_modify_cq(struct ib_cq *cq, u16 cq_count, u16 cq_period)
  831. {
  832. return cq->device->modify_cq ?
  833. cq->device->modify_cq(cq, cq_count, cq_period) : -ENOSYS;
  834. }
  835. EXPORT_SYMBOL(ib_modify_cq);
  836. int ib_destroy_cq(struct ib_cq *cq)
  837. {
  838. if (atomic_read(&cq->usecnt))
  839. return -EBUSY;
  840. return cq->device->destroy_cq(cq);
  841. }
  842. EXPORT_SYMBOL(ib_destroy_cq);
  843. int ib_resize_cq(struct ib_cq *cq, int cqe)
  844. {
  845. return cq->device->resize_cq ?
  846. cq->device->resize_cq(cq, cqe, NULL) : -ENOSYS;
  847. }
  848. EXPORT_SYMBOL(ib_resize_cq);
  849. /* Memory regions */
  850. struct ib_mr *ib_get_dma_mr(struct ib_pd *pd, int mr_access_flags)
  851. {
  852. struct ib_mr *mr;
  853. mr = pd->device->get_dma_mr(pd, mr_access_flags);
  854. if (!IS_ERR(mr)) {
  855. mr->device = pd->device;
  856. mr->pd = pd;
  857. mr->uobject = NULL;
  858. atomic_inc(&pd->usecnt);
  859. atomic_set(&mr->usecnt, 0);
  860. }
  861. return mr;
  862. }
  863. EXPORT_SYMBOL(ib_get_dma_mr);
  864. struct ib_mr *ib_reg_phys_mr(struct ib_pd *pd,
  865. struct ib_phys_buf *phys_buf_array,
  866. int num_phys_buf,
  867. int mr_access_flags,
  868. u64 *iova_start)
  869. {
  870. struct ib_mr *mr;
  871. if (!pd->device->reg_phys_mr)
  872. return ERR_PTR(-ENOSYS);
  873. mr = pd->device->reg_phys_mr(pd, phys_buf_array, num_phys_buf,
  874. mr_access_flags, iova_start);
  875. if (!IS_ERR(mr)) {
  876. mr->device = pd->device;
  877. mr->pd = pd;
  878. mr->uobject = NULL;
  879. atomic_inc(&pd->usecnt);
  880. atomic_set(&mr->usecnt, 0);
  881. }
  882. return mr;
  883. }
  884. EXPORT_SYMBOL(ib_reg_phys_mr);
  885. int ib_rereg_phys_mr(struct ib_mr *mr,
  886. int mr_rereg_mask,
  887. struct ib_pd *pd,
  888. struct ib_phys_buf *phys_buf_array,
  889. int num_phys_buf,
  890. int mr_access_flags,
  891. u64 *iova_start)
  892. {
  893. struct ib_pd *old_pd;
  894. int ret;
  895. if (!mr->device->rereg_phys_mr)
  896. return -ENOSYS;
  897. if (atomic_read(&mr->usecnt))
  898. return -EBUSY;
  899. old_pd = mr->pd;
  900. ret = mr->device->rereg_phys_mr(mr, mr_rereg_mask, pd,
  901. phys_buf_array, num_phys_buf,
  902. mr_access_flags, iova_start);
  903. if (!ret && (mr_rereg_mask & IB_MR_REREG_PD)) {
  904. atomic_dec(&old_pd->usecnt);
  905. atomic_inc(&pd->usecnt);
  906. }
  907. return ret;
  908. }
  909. EXPORT_SYMBOL(ib_rereg_phys_mr);
  910. int ib_query_mr(struct ib_mr *mr, struct ib_mr_attr *mr_attr)
  911. {
  912. return mr->device->query_mr ?
  913. mr->device->query_mr(mr, mr_attr) : -ENOSYS;
  914. }
  915. EXPORT_SYMBOL(ib_query_mr);
  916. int ib_dereg_mr(struct ib_mr *mr)
  917. {
  918. struct ib_pd *pd;
  919. int ret;
  920. if (atomic_read(&mr->usecnt))
  921. return -EBUSY;
  922. pd = mr->pd;
  923. ret = mr->device->dereg_mr(mr);
  924. if (!ret)
  925. atomic_dec(&pd->usecnt);
  926. return ret;
  927. }
  928. EXPORT_SYMBOL(ib_dereg_mr);
  929. struct ib_mr *ib_alloc_fast_reg_mr(struct ib_pd *pd, int max_page_list_len)
  930. {
  931. struct ib_mr *mr;
  932. if (!pd->device->alloc_fast_reg_mr)
  933. return ERR_PTR(-ENOSYS);
  934. mr = pd->device->alloc_fast_reg_mr(pd, max_page_list_len);
  935. if (!IS_ERR(mr)) {
  936. mr->device = pd->device;
  937. mr->pd = pd;
  938. mr->uobject = NULL;
  939. atomic_inc(&pd->usecnt);
  940. atomic_set(&mr->usecnt, 0);
  941. }
  942. return mr;
  943. }
  944. EXPORT_SYMBOL(ib_alloc_fast_reg_mr);
  945. struct ib_fast_reg_page_list *ib_alloc_fast_reg_page_list(struct ib_device *device,
  946. int max_page_list_len)
  947. {
  948. struct ib_fast_reg_page_list *page_list;
  949. if (!device->alloc_fast_reg_page_list)
  950. return ERR_PTR(-ENOSYS);
  951. page_list = device->alloc_fast_reg_page_list(device, max_page_list_len);
  952. if (!IS_ERR(page_list)) {
  953. page_list->device = device;
  954. page_list->max_page_list_len = max_page_list_len;
  955. }
  956. return page_list;
  957. }
  958. EXPORT_SYMBOL(ib_alloc_fast_reg_page_list);
  959. void ib_free_fast_reg_page_list(struct ib_fast_reg_page_list *page_list)
  960. {
  961. page_list->device->free_fast_reg_page_list(page_list);
  962. }
  963. EXPORT_SYMBOL(ib_free_fast_reg_page_list);
  964. /* Memory windows */
  965. struct ib_mw *ib_alloc_mw(struct ib_pd *pd)
  966. {
  967. struct ib_mw *mw;
  968. if (!pd->device->alloc_mw)
  969. return ERR_PTR(-ENOSYS);
  970. mw = pd->device->alloc_mw(pd);
  971. if (!IS_ERR(mw)) {
  972. mw->device = pd->device;
  973. mw->pd = pd;
  974. mw->uobject = NULL;
  975. atomic_inc(&pd->usecnt);
  976. }
  977. return mw;
  978. }
  979. EXPORT_SYMBOL(ib_alloc_mw);
  980. int ib_dealloc_mw(struct ib_mw *mw)
  981. {
  982. struct ib_pd *pd;
  983. int ret;
  984. pd = mw->pd;
  985. ret = mw->device->dealloc_mw(mw);
  986. if (!ret)
  987. atomic_dec(&pd->usecnt);
  988. return ret;
  989. }
  990. EXPORT_SYMBOL(ib_dealloc_mw);
  991. /* "Fast" memory regions */
  992. struct ib_fmr *ib_alloc_fmr(struct ib_pd *pd,
  993. int mr_access_flags,
  994. struct ib_fmr_attr *fmr_attr)
  995. {
  996. struct ib_fmr *fmr;
  997. if (!pd->device->alloc_fmr)
  998. return ERR_PTR(-ENOSYS);
  999. fmr = pd->device->alloc_fmr(pd, mr_access_flags, fmr_attr);
  1000. if (!IS_ERR(fmr)) {
  1001. fmr->device = pd->device;
  1002. fmr->pd = pd;
  1003. atomic_inc(&pd->usecnt);
  1004. }
  1005. return fmr;
  1006. }
  1007. EXPORT_SYMBOL(ib_alloc_fmr);
  1008. int ib_unmap_fmr(struct list_head *fmr_list)
  1009. {
  1010. struct ib_fmr *fmr;
  1011. if (list_empty(fmr_list))
  1012. return 0;
  1013. fmr = list_entry(fmr_list->next, struct ib_fmr, list);
  1014. return fmr->device->unmap_fmr(fmr_list);
  1015. }
  1016. EXPORT_SYMBOL(ib_unmap_fmr);
  1017. int ib_dealloc_fmr(struct ib_fmr *fmr)
  1018. {
  1019. struct ib_pd *pd;
  1020. int ret;
  1021. pd = fmr->pd;
  1022. ret = fmr->device->dealloc_fmr(fmr);
  1023. if (!ret)
  1024. atomic_dec(&pd->usecnt);
  1025. return ret;
  1026. }
  1027. EXPORT_SYMBOL(ib_dealloc_fmr);
  1028. /* Multicast groups */
  1029. int ib_attach_mcast(struct ib_qp *qp, union ib_gid *gid, u16 lid)
  1030. {
  1031. int ret;
  1032. if (!qp->device->attach_mcast)
  1033. return -ENOSYS;
  1034. if (gid->raw[0] != 0xff || qp->qp_type != IB_QPT_UD)
  1035. return -EINVAL;
  1036. ret = qp->device->attach_mcast(qp, gid, lid);
  1037. if (!ret)
  1038. atomic_inc(&qp->usecnt);
  1039. return ret;
  1040. }
  1041. EXPORT_SYMBOL(ib_attach_mcast);
  1042. int ib_detach_mcast(struct ib_qp *qp, union ib_gid *gid, u16 lid)
  1043. {
  1044. int ret;
  1045. if (!qp->device->detach_mcast)
  1046. return -ENOSYS;
  1047. if (gid->raw[0] != 0xff || qp->qp_type != IB_QPT_UD)
  1048. return -EINVAL;
  1049. ret = qp->device->detach_mcast(qp, gid, lid);
  1050. if (!ret)
  1051. atomic_dec(&qp->usecnt);
  1052. return ret;
  1053. }
  1054. EXPORT_SYMBOL(ib_detach_mcast);
  1055. struct ib_xrcd *ib_alloc_xrcd(struct ib_device *device)
  1056. {
  1057. struct ib_xrcd *xrcd;
  1058. if (!device->alloc_xrcd)
  1059. return ERR_PTR(-ENOSYS);
  1060. xrcd = device->alloc_xrcd(device, NULL, NULL);
  1061. if (!IS_ERR(xrcd)) {
  1062. xrcd->device = device;
  1063. xrcd->inode = NULL;
  1064. atomic_set(&xrcd->usecnt, 0);
  1065. mutex_init(&xrcd->tgt_qp_mutex);
  1066. INIT_LIST_HEAD(&xrcd->tgt_qp_list);
  1067. }
  1068. return xrcd;
  1069. }
  1070. EXPORT_SYMBOL(ib_alloc_xrcd);
  1071. int ib_dealloc_xrcd(struct ib_xrcd *xrcd)
  1072. {
  1073. struct ib_qp *qp;
  1074. int ret;
  1075. if (atomic_read(&xrcd->usecnt))
  1076. return -EBUSY;
  1077. while (!list_empty(&xrcd->tgt_qp_list)) {
  1078. qp = list_entry(xrcd->tgt_qp_list.next, struct ib_qp, xrcd_list);
  1079. ret = ib_destroy_qp(qp);
  1080. if (ret)
  1081. return ret;
  1082. }
  1083. return xrcd->device->dealloc_xrcd(xrcd);
  1084. }
  1085. EXPORT_SYMBOL(ib_dealloc_xrcd);